Altera (altera.com) Logo

Altera (altera.com)

Product Development Engineer

Reposted 2 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
106K-153K Annually
Mid level
In-Office
San Jose, CA, USA
106K-153K Annually
Mid level
Drive thermal and electrical characterization and system-level validation of FPGA products, develop DFT and manufacturing test flows (ATPG, MBIST, BIST), analyze silicon and test data to close tester-to-system gaps, optimize yield and test time, and collaborate across design, packaging, manufacturing, and reliability teams.
The summary above was generated by AI
Job Details:

Job Description:

About Altera

At Altera™, our independence as the world’s largest pureplay FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industryleading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely—empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.

About the Role

As a Product Development Engineer at Altera, you will play a critical role in bringing next-generation FPGA products from development into high-volume manufacturing by driving thermal characterization, system-level validation, and product performance optimization. In this role, you will develop and execute thermal characterization plans to evaluate device performance, reliability, and power behavior across operating temperature ranges, while performing detailed thermal and electrical characterization of FPGA products to correlate silicon measurements against design expectations and simulation models.

You will analyze characterization data to identify performance limitations, validate thermal specifications, and drive improvements across silicon design, package technology, cooling solutions, and manufacturing processes. In addition, you will lead the development and execution of System Level Test (SLT) methodologies to establish correlation between manufacturing test results and golden system-level performance, helping close tester-to-system performance gaps and optimize production test guardbands. This is a highly cross-functional role that partners closely with design, test, product engineering, packaging, manufacturing, and reliability teams to ensure Altera’s FPGA products meet performance, quality, and manufacturability targets at scale.

Responsibilities:

  • Develop and execute thermal characterization plans to evaluate device performance, reliability, and power behavior across operating temperature ranges.

  • Perform thermal and electrical characterization of FPGA products, including correlation of silicon measurements against design and simulation models.

  • Analyze thermal characterization data to identify performance limitations, validate thermal specifications, and drive design, package, cooling, and manufacturing improvements.

  • Develop and execute System Level Test (SLT) methodologies to establish correlation between manufacturing test results and golden system-level performance, driving closure of tester-to-system performance gaps and optimization of production test guardbands.

  • Develop and implement DFT strategies for FPGAs, including scan insertion, BIST (Built-In Self-Test), and test compression techniques.

  • Collaborate with RTL design and verification teams to ensure testability features are embedded efficiently.

  • Define and implement test plans, patterns, and fault models to ensure optimal test coverage and yield.

  • Develop and maintain ATPG (Automatic Test Pattern Generation), MBIST, and other manufacturing test content flows and scripts.

  • Perform pre-silicon test pattern simulation and validation to ensure test effectiveness prior to tape-out.

  • Analyze test results, debug silicon failures, and provide root cause analysis.

  • Work with manufacturing and test teams to optimize test time, cost, and quality.

  • Analyze early customer returns with emphasis on driving test hole closure activities.

  • Drive test time reduction through analysis of fallout data versus test time for various IPs to balance and drive overall product cost optimizations.

  • Stay updated with industry trends and emerging DFT/test technologies.

Salary Range

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance. 

$106,200 - $153,000 USD

We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.

#LI-MD1

Qualifications:

Minimum Qualifications

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Physics, or a related technical field with 4+ years of experience in product engineering, silicon validation, product development, or semiconductor characterization.

  • 4+ years of experience with thermal and/or electrical characterization of semiconductor devices, including developing and executing characterization plans, collecting silicon data, and analyzing results across operating conditions.

  • Experience correlating silicon measurements with design expectations, simulation models, or product specifications to validate device performance, power, and reliability behavior.

  • Experience with system-level test, production test, or post-silicon validation methodologies, including analyzing test data to improve correlation between manufacturing test results and real system-level performance.

Preferred Qualifications

  • Experience working with FPGA, ASIC, or other complex semiconductor products in a product engineering, validation, or characterization environment.

  • Experience with thermal test methods, temperature chamber testing, and silicon performance characterization across voltage and temperature corners.

  • Knowledge of semiconductor manufacturing test flows, SLT, ATE correlation, guardband optimization, or yield/performance analysis.

  • Experience analyzing electrical, thermal, or performance data to identify trends, root cause issues, and drive product or test improvements.

  • Scripting and data analysis experience using Python, Perl, MATLAB, or similar tools to automate test execution and analyze characterization data.

  • Strong cross-functional communication skills with the ability to work effectively across design, test, manufacturing, packaging, and product engineering teams.

Job Type: Regular

Shift:Shift 1 (United States of America)

Primary Location:San Jose, California, United States

Additional Locations:

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
HQ

Altera (altera.com) San Jose, California, USA Office

101 Innovation Dr, San Jose, California, United States, 95134

Similar Jobs

Yesterday
In-Office
Santa Clara, CA, USA
108K-213K Annually
Mid level
108K-213K Annually
Mid level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Design and implement manufacturing processes for AI client/automotive/embedded boards and systems. Provide manufacturability feedback to design, define test requirements, support NPI bring-up, validation, characterization, and production ramp. Lead prototype bring-up, failure verification, manufacturing test planning, DOE execution, and cross-functional process improvements at global manufacturing sites.
Top Skills: CpuDesign Of Experiments (Doe)DisplayportEmbedded FirmwareEmbedded Operating SystemsEthernetGpuManufacturing TestMemory SubsystemNpiSpiSystem On Chip (Soc)UartUsb
2 Days Ago
In-Office
Santa Clara, CA, USA
136K-259K Annually
Senior level
136K-259K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Lead development and production of new products through NPI, perform wafer sorting and yield analysis, support failure analysis with the foundry, create technical documentation and test plans, and build PDE methodologies to ensure manufacturing quality and performance.
Top Skills: Advantest V93000AteCadJmp
7 Days Ago
In-Office
75K-87K Annually
Entry level
75K-87K Annually
Entry level
Digital Media • Kids + Family • Music • News + Entertainment
Support technical product innovation and translate toy design concepts into manufacturable solutions. Assist senior engineers with mechanisms, breadboards, BOMs, functional specs, value engineering, quality planning, and cross-functional coordination throughout the product development lifecycle.
Top Skills: CreoSolidworks

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account