Cadence Design Systems
Product Engineer II (EMIR / PDN Analysis & Power Integrity)
Job Responsibilities
• Be part of the product engineering team working on Power Noise Reliability analysis platform within Digital Sign-off Group at Cadence.
• Build domain expertise in power integrity , 3DIC analysis & optimization , Industry’s first AI driven IR mitigation & fixing methodology , electrothermal optimization for digital designs.
• Work closely with R&D to facilitate the development of these methodologies and flows.
• Responsibilities also including supporting strategic customers and functional product engineering driving solutions in the Multiphysics space.
Minimum Qualifications
· Bachelor’s Degree in; Electrical / VLSI Engineering with 3+ years related experience
· OR Masters with relevant courses in digital systems in Electrical Engineering
Experience and Technical Skills required
· Coursework related to advanced digital logic design and advanced Very Large Scale Integrated-circuit (VLSI)
· Fundamental understanding in Digital logic Design, CMOS logic Design, Power IR drop analysis, Circuit Design and Analysis, Digital and Behavioral simulations
· Relevant coursework/projects or experience in physical design implementation flow using automatic placement and routing tool.
· Ability to debug IR drop, Timing, and Electrical PDN issues in relation to IR and EM is a plus
· Knowledge on Python or TCL scripting.
Behavioral skills required
• Must possess strong written, verbal and presentation skills.
• Ability to establish a close working relationship with both customer peers and management.
• Explore what’s possible to get the job done, including creative use of unconventional solutions.
• Work effectively across functions and geographies.
• Push to raise the bar while always operating with integrity.
The annual salary range for California is $101,500 to $188,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
We’re doing work that matters. Help us solve what others can’t.Cadence Design Systems San Jose, California, USA Office
2655 Seely Avenue, San Jose, CA, United States, 95134
Cadence Design Systems Santa Clara, California, USA Office
Santa Clara, United States
Cadence Design Systems Sunnyvale, California, USA Office
Sunnyvale, United States
Similar Jobs
What you need to know about the San Francisco Tech Scene
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
