Cadence Design Systems Logo

Cadence Design Systems

Product Engineering Architect

Posted 5 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
186K-345K Annually
Expert/Leader
In-Office
San Jose, CA, USA
186K-345K Annually
Expert/Leader
Provides senior technical leadership for Cadence Virtuoso heterogeneous integration technologies, including 3D IC, advanced packaging, and multi-die co-design flows. Partners with strategic customers and cross-functional teams to define product strategy, requirements, roadmaps, and technical solutions. Leads customer engagements, validates solutions, prioritizes enhancements, mentors engineers, develops technical collateral, and owns deliverables through customer deployment.
The summary above was generated by AI
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title:                                                           Product Engineering Architect

Location:                                                           San Jose, California, United States

Reports to:                                                       Product Engineering Director



Job Overview:

As Product Engineering Architect, you provide senior technical leadership for the development and proliferation of Cadence Virtuoso Heterogeneous Integration technologies. In this role, you partner closely with strategic customers, Product Management, R&D, Product Validation, and Application Engineering teams to define product strategy, drive innovation, and ensure successful delivery of complex technical solutions.


As an architect, you combine deep technical expertise with market understanding to shape the product roadmap for the physical implementation flows around 3D IC, heterogeneous integration and advanced packaging. You will drive team-level technical objectives throughout the development cycle and lead early customer engagements.


Job Responsibilities:


  • Drive, validate and promote an end-to-end solution for system design implementation flows spanning 3D IC, heterogeneous integration and advanced packaging.
  • Lead strategic customer engagements, guiding customers to define and deploy advanced heterogeneous integration and multi-die co-design methodologies.
  • Influence product roadmap direction by synthesizing customer requirements, market trends, competitive insights, and technical feasibility.
  • Produce high-quality Product Requirement Specifications (PRS), technical use cases, and support R&D during product development.
  • Provide technical leadership, including requirement trade-off analysis, solution validation, adoption risk assessment, and prioritization of critical bugs and enhancements.
  • Mentor and guide product engineers and cross-functional team members on complex design-flow challenges, technical decision-making and customer communication.
  • Create executive- and customer-ready technical collateral, demonstrations, application workflows, and enablement materials that accelerate field and customer adoption.
  • Represent product engineering in roadmap discussions, customer reviews, product launches, and industry events.
  • Collaborate cross-functionally with R&D, Product Management, Field teams, Technical Publications and Product Validation to deliver robust, customer-ready capabilities.
  • Own deliverables from definition through customer deployment with a strong focus on execution and accountability.

Job Qualifications:


  • BS in Electrical Engineering, Electronics, or a related technical field.
  • Deep expertise in semiconductor design, physical implementation, advanced packaging, or EDA product engineering.
  • Strong hands-on knowledge of the Cadence Virtuoso platform and associated custom IC design flows, with the ability to connect detailed technical issues to broader product strategy.
  • 15+ years of relevant experience in product engineering, methodology development, customer enablement, or technical leadership roles.
  • Demonstrated ability to shape technical direction and align cross-functional stakeholders around high-value deliverables.
  • Proven track record working with strategic customers, including discovery of complex requirements, executive-level technical communication, and successful deployment of advanced design flows.
  • Ability to lead through influence, mentor technical contributors, prioritize effectively, and drive team-level technical objectives.
  • Strong verbal and written communication skills, with the ability to collaborate effectively across global and multicultural teams, and across functions.
  • Highly motivated by the rapidly evolving landscape of 3DIC, heterogeneous integration, and advanced packaging technologies, with a passion for driving innovation in next-generation semiconductor solutions.

Additional Skills/Preferences:     

                       

  • Experience with co-design flows around 3D IC, heterogeneous integration, and silicon-package-board integration.
  • Knowledge of Cadence Allegro Package Designer Plus (APD+) and package implementation methodologies.
  • Knowledge of Cadence Virtuoso SKILL language or any other interpreted language.

 

Additional Information:

Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace. 


Travel: 

Approximately 5-10% travel, primarily for strategic customer engagements and internal collaboration

The annual salary range for California is $185,500 to $344,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.
HQ

Cadence Design Systems San Jose, California, USA Office

2655 Seely Avenue, San Jose, CA, United States, 95134

Cadence Design Systems Santa Clara, California, USA Office

Santa Clara, United States

Cadence Design Systems Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

One Month Ago
In-Office
San Jose, CA, USA
179K-332K Annually
Senior level
179K-332K Annually
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Drive Cadence digital and signoff product support by applying RTL-to-GDSII, place-and-route, timing closure, and PPA optimization expertise. Collaborate with R&D, applications engineering, marketing, and release teams to resolve customer issues, conduct design benchmarks, and develop customer-specific flows and methodologies. Provide technical guidance on VLSI physical design, clock tree synthesis, routing, timing analysis, and silicon signoff at 7nm and below.
Top Skills: 7Nm Process NodesAi ToolsAsicClock Tree SynthesisEda ToolsPhysical DesignPlace-And-RoutePpa OptimizationRouting OptimizationRtl-To-GdsiiScripting LanguagesSilicon SignoffSynthesisTiming AnalysisTiming ClosureVlsi
One Month Ago
Hybrid
San Francisco, CA, USA
275K-310K Annually
Expert/Leader
275K-310K Annually
Expert/Leader
Artificial Intelligence • Computer Vision • Machine Learning • Software
Lead the long-term architecture of the Product Engineering ecosystem across products, platforms, APIs, SDKs, cloud services, web, and mobile applications. Conduct architecture reviews, establish engineering standards, prototype complex solutions, contribute production code, mentor senior engineers, and guide research technologies into scalable products. Partner with Product, Research, Design, Security, Infrastructure, and Engineering leadership to align technical strategy, improve scalability and reliability, reduce technical debt, and support long-term customer value.
Top Skills: Amazon Web ServicesC++Cloud ArchitectureComputer VisionDistributed SystemsGoogle Cloud PlatformIdentity And Access ManagementKotlinMobile SdksNative SdksNode.jsPostgresRest ApisSpannerSpatial ComputingSwiftTypescript
51 Minutes Ago
Remote or Hybrid
United States
73K-98K Annually
Mid level
73K-98K Annually
Mid level
Cloud • Fintech • Software • Business Intelligence • Consulting • Financial Services
Analyzes and documents ERP business and technical requirements, develops Workday financial and operational reports and dashboards, improves processes, validates data accuracy, supports system implementations and upgrades, and partners with finance, IT, product owners, and vendors on Workday solutions and lifecycle management.
Top Skills: Power BIQlikTableauWorkday Advanced ReportsWorkday Composite ReportsWorkday DashboardsWorkday ErpWorkday HcmWorkday Matrix ReportsWorkday PrismWorkday Report WriterWorkday Worksheets

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account