Broadcom Logo

Broadcom

R&D Engineer IC Design

Reposted 2 Days Ago
Be an Early Applicant
In-Office
Irvine, CA
108K-173K Annually
Senior level
In-Office
Irvine, CA
108K-173K Annually
Senior level
Responsible for physical design of chips, floorplanning, PnR, timing closure, physical verification, and automation of design flow using scripting languages.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

This position is responsible for, but not limited to, the following job duties:

  • Work as part of a physical design team implementing chips from netlist to GDSii with good understanding of the technology elements as well as design flow in all stages.

  • Responsible for floorplanning, design partition and block pin assignment.

  • Perform blocks PnR, timing closure, physical verification.

  • Perform blocks IR/EM analysis. Experience with chip level IR/EM analysis is a big plus.

  • Familiar with scripting languages such as tcl, perl and python. Write scripts to automate physical design flow and make it more efficient.

  • Expertise on low power IC design is desirable.

  • Good knowledge on physical verification using Mentor’s Calibre tool. 

Minimum requirements: Bachelor’s degree and 8+ years of related experience or Master's degree with 6+ years of experience.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $108,000  - $172,800.

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

16 Days Ago
In-Office
San Jose, CA, USA
120K-192K Annually
Senior level
120K-192K Annually
Senior level
Software • Semiconductor • Manufacturing
The R&D Engineer will verify complex switch designs, create verification environments using SystemVerilog, execute test plans, and develop ATE testing vectors and C-based diagnostics for silicon testing.
Top Skills: C ProgrammingSystemverilogUvm
16 Days Ago
In-Office
San Jose, CA, USA
120K-192K Annually
Senior level
120K-192K Annually
Senior level
Software • Semiconductor • Manufacturing
The engineer will verify complex switch designs, create verification environments, execute test plans for RTL and gatesim-based designs, and develop testing vectors.
Top Skills: Scripting LanguagesSystemverilogUvm
16 Days Ago
In-Office
San Jose, CA, USA
120K-192K Annually
Senior level
120K-192K Annually
Senior level
Software • Semiconductor • Manufacturing
The R&D Engineer IC Design is responsible for the verification of complex switch designs, creating verification environments, executing test plans, and developing testing vectors for silicon diagnostics.
Top Skills: SystemverilogUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account