Broadcom Logo

Broadcom

R&D Engineer IC Design

Reposted 5 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
108K-173K Annually
Senior level
In-Office
San Jose, CA, USA
108K-173K Annually
Senior level
Responsible for physical design of chips, floorplanning, PnR, timing closure, physical verification, and automation of design flow using scripting languages.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Job Description:

  • This opening is for working on chips that enable Physical Layer Products for High Speed Optical Communication.

  • Architect block level design specifications from the marketing requirements and/or system requirements

  • Prepare detailed design document, timing constraint file

  • RTL coding, Lint checks, CDC, Synthesis, Equivalency checking, STA, RTL/gate level simulations & silicon debug

  • Scripting for various IC design tasks such as STA, equivalency checks, test bench, simulations, synthesis, etc.

  • Prepare block level resource requirements & development schedule generate verification & test plans for design validation

  • Perform design tradeoff analysis – leakage, dynamic power, die size, schedule, resource, priority, etc.

  • Silicon bring up and validation, ATE program bring up

Job Requirement:

  • B.S degree in EE or computer Engineering. Minimum of 12 years of work experience with direct related technical skill

  • M.S degree/Ph.D in EE or Computer Engineering with 10 years of work experience.

  • Good knowledge of ARM subsystem

  • Good knowledge of high speed digital circuit design.

  • Good knowledge of digital upsampling/downsampling

  • Good knowledge of 10G/100G/200G/400G/800G Ethernet and OTN network.

  • Good knowledge on FEC (Forward Error Correction) design.

  • Good knowledge of digital signal processing and error correction code is a plus

  • Strong analytical and problem solving skills as well as hands-on lab debugging experiences

  • Good knowledge of RTL simulation and synthesis.

  • In-depth knowledge for design for low power and design for test and design for

  • manufacturing.

  • Good Knowledge in languages relevant to the ASIC development process including Verilog, VHDL, Unix/Perl Scripting or Python, and C.

  • Self-motivated, excellent communication skills and ability to excel in a team environment.

  • Good organization skills, able to follow through & bring issue to closure

  • Understand the entire IC development flow & procedure including silicon volume production qualification requirements & procedures

  • Enthusiastic & enjoy IC development works

  • Be able to work with teams at remote locations with different time zone.


Compensation and Benefits


The annual base salary range for this position is USD 143,800.00 To USD 230,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.


Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.


Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.


If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom Palo Alto, California, USA Office

Palo Alto, CA, United States

Broadcom Richmond, California, USA Office

13711 International Pl Unit 200, Richmond, British Columbia, V6V 2Z8, Canada, Richmond, Canada, V6V 2Z8

Broadcom San Francisco, California, USA Office

San Francisco, United States, 0

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Broadcom Santa Clara, California, USA Office

Santa Clara, United States, 0

Broadcom Sunnyvale, California, USA Office

190 Mathilda Pl, Sunnyvale, California, 94086-6076, United States, Sunnyvale, United States, 94086-6076

Similar Jobs

7 Days Ago
In-Office
San Jose, CA, USA
122K-195K Annually
Senior level
122K-195K Annually
Senior level
Software • Semiconductor • Manufacturing
Design and verify front-end RTL blocks for ASIC cores: define architecture, implement logic, perform synthesis, constraints, simulation and formal verification, analyze timing from physical implementation, debug Verilog designs, and collaborate across global teams within the full ASIC implementation flow.
Top Skills: Asic Implementation FlowCadence ConformalCadence Rtl CompilerDft/Scan MethodologyGitLiberty (Lib) Timing ModelsPerlPower AnalysisRtl SimulationSpyglassSvnSynopsys Design CompilerSynopsys FormalitySynopsys PrimetimeSynthesisTclTiming AnalysisVerilog
19 Days Ago
In-Office
San Jose, CA, USA
120K-192K Annually
Senior level
120K-192K Annually
Senior level
Software • Semiconductor • Manufacturing
The engineer will verify complex switch designs, create verification environments, execute test plans for RTL and gatesim-based designs, and develop testing vectors.
Top Skills: Scripting LanguagesSystemverilogUvm
19 Days Ago
In-Office
San Jose, CA, USA
120K-192K Annually
Senior level
120K-192K Annually
Senior level
Software • Semiconductor • Manufacturing
The R&D Engineer will verify complex switch designs, create verification environments using SystemVerilog, execute test plans, and develop ATE testing vectors and C-based diagnostics for silicon testing.
Top Skills: C ProgrammingSystemverilogUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account