Broadcom Logo

Broadcom

R&D Engineer Physical Design

Posted 4 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
144K-230K Annually
Expert/Leader
In-Office
San Jose, CA, USA
144K-230K Annually
Expert/Leader
Work on ASIC physical design from concept to tapeout: integrate IPs, memories, SerDes, and I/O; implement clocking and test structures; evaluate power/area/performance trade-offs; perform timing analysis and closure, signal integrity work, chip-level planning, place-and-route, and physical verification while communicating with customers.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom develops critical infrastructure chips that empower customers across nearly every major segment of the semiconductor industry—including AI—to build advanced ASIC solutions.

Join the Design Implementation team within Broadcom’s ASIC Products Division, where we deliver cutting-edge CMOS ASICs for leading AI/ML, wireless, networking, computing, and storage applications. In this role, you will gain hands-on experience taking innovative integrated circuit designs from concept to product release, becoming a key contributor to all aspects of physical ASIC design.

Job Duties and Responsibilities may include:

  • Communicating directly with customers

  • Integrating of Broadcom IPs, memories, SerDes, and I/O subsystems

  • Integrating test structures and clocking architectures

  • Evaluating design trade-offs involving power, area, and performance

  • Addressing challenges related to timing closure, and signal integrity

  • Working on timing analysis for both mission and test modes

  • Working on chip level Planning, Place and route, physical verification and tapeout

Requirements:

  • BS Degree in Electrical Engineering and 12+ years related experience or MS in Electrical Engineering and 10+ years related work experience.

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $143,800 - $230,000. 

 

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

15 Days Ago
In-Office
Santa Clara, CA, USA
168K-265K Annually
Senior level
168K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Design and implement algorithms and tools for chip-level placement, reshaping, and global routing. Develop computational geometry, placement, routing and graph-optimization solutions, apply machine learning for design space exploration, extend GUIs for debugging/visualization, and collaborate with design teams to deploy high-performance C++ tools impacting next-generation AI chip physical layouts.
Top Skills: C++C++14C++17Computational GeometryDistributed ComputingGraph TheoryGuiIcc2InnovusMachine LearningMultithreadingPlacementRouting
An Hour Ago
In-Office
146K-297K Annually
Senior level
146K-297K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Perform SI/PI analysis and modeling for HBM interposers, packages, and silicon channels. Conduct frequency- and time-domain channel characterization, mask-based timing and SPICE simulations, PDN/impedance and transient analysis, electromagnetic extraction, and automate sign-off flows with EDA vendors to ensure HBM interface reliability and product sign-off.
Top Skills: Ansys HfssAnsys SiwaveCadence PowerdcCadence PowersiCowosDdrEmibHbmInterposerKeysight AdsPciePdnSerdesSpiceSynopsys HspiceTsvUcie
An Hour Ago
In-Office
San Jose, CA, USA
83K-170K Annually
Senior level
83K-170K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
The Staff Engineer will design, simulate, optimize, and verify NAND Flash circuits while collaborating on architecture evaluation and analysis for performance and reliability.
Top Skills: C++CadenceCmosHspicePerlPythonVerilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account