Astera Labs Logo

Astera Labs

Regional Principal Product Application Engineer

Posted 2 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
185K-240K Annually
Senior level
In-Office
San Jose, CA, USA
185K-240K Annually
Senior level
Provide technical guidance to China-region customers on semiconductor product design-in, system bring-up, debugging, and issue resolution. Support PCIe/CXL products, develop technical collateral, coordinate internal engineering teams, and provide product feedback. The role requires expertise in PCIe physical-layer standards, lab equipment, firmware, scripting, data center systems, and customer-facing technical communication in Mandarin.
The summary above was generated by AI

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

As an Astera Labs Principal Product Application Engineer, you will need to provide technical guidance to customers to overcome design challenges, generate collateral for existing and new products, and drive innovation by providing insightful feedback to other internal teams to continuously improve products and processes.

Astera Labs is seeking a Principal Product Applications Asia Region Lead with 8+ years of experience supporting the development and design-in of semiconductor products for PCIe/CXL. Regional leads focus on development, debugging, and design-in activities related to customers in a designed geography, and help coordinate with local development teams in Astera Labs Headquarters. This role will be supporting our China region. Role is required to work approximately from 12:00 PM to 9:00 PM PST to enable real-time collaboration with stakeholders in the Asia Pacific time zone.

Basic Qualifications 

  • Strong academic and technical background in electrical engineering. At minimum, a Bachelor’s in EE is required, Master’s is preferred. 
  • Minimum of 3 years’ experience in designing in complex SoC/silicon products with a high speed (preferably PCIe) interface. 
  • Entrepreneurial, open-minded behavior and can-do attitude. Think and act with the customer in mind!  
  • Full professional proficiency in Mandarin (written and spoken) required to communicate directly with Asia region customer contacts

Required Experience 

  • Strong working knowledge of PCIe LTSSM at a physical layer level, associated standards, and debug. Most recent experience with PCIe 5.0 at a minimum, some experience with 6.0/CXL preferred. 
  • Silicon/System bring-up and debug experience in customer systems.  
  • Technical ownership of issue resolution: Driving and directing internal teams toward issue resolution. Driving communication with customers, FAEs, and sales team members
  • Firsthand experience with lab equipment such as protocol analyzers/exercisers, high-speed oscilloscopes, or BERTs.  
  • Comfort working with software/firmware associated with semiconductor products, such as: Firmware development with C-language, scripting with Python or other equivalent programming languages. 

Preferred experience 

  • Triaging complex customer reported issues which require taking into account multiple layers of conditions. For instance, silicon, firmware, hardware board design, and system environment. 
  • Experience with common data center BMC implementation, and BIOS configuration
  • Development/support for PCIe or Ethernet Switch or Retimer products. 
  • PCIe compliance testing methodology and troubleshooting. 
  • Understanding of Data Center systems like Servers, JBOGs/JBODs, Networking switches/routers/interconnects etc. 
  • Mandarin language proficiency preferred. Candidate must be able to speak Mandarin to effectively communicate with our China region customers and team members.
  • Candidate will need to be open work approximately from 12:00 PM to 9:00 PM PST to enable real-time collaboration with stakeholders in the Asia Pacific time zone

Base salary range is $185,000 to $240,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

HQ

Astera Labs San Jose, California, USA Office

San Jose, CA, United States

Similar Jobs

9 Minutes Ago
In-Office or Remote
San Francisco, CA, USA
245K-308K Annually
Senior level
245K-308K Annually
Senior level
Blockchain • Fintech • Payments • Financial Services • Cryptocurrency • Web3
Lead strategy and GTM for agentic commerce on Arc, driving ecosystem partnerships, product alignment, and adoption of USDC and Circle Agent Stack across AI builders, platforms, and enterprises.
Top Skills: Agent MarketplaceAgent WalletsAPIsArcBlockchainCircle Agent StackCircle SkillsDeveloper PlatformsNanopaymentsPaymentsStablecoinsUsdc
16 Minutes Ago
Easy Apply
Hybrid
San Francisco, CA, USA
Easy Apply
175K-210K Annually
Senior level
175K-210K Annually
Senior level
Artificial Intelligence • Cloud • Software
Lead Partner Operations for Vercel's Partnerships function: own PRM and partner tech stack, implement partner program processes (deal registration, MDF, tiering), integrate partner flows with GTM systems and finance, run Marketplace operations, build reporting and KPIs, and partner with cross-functional stakeholders to drive partner-sourced revenue growth.
Top Skills: AWSAzureBi PlatformsCpqCrossbeamExcelGCPGoogle SheetsLmsPrmPrm PlatformSalesforceSalesforce CommunitiesSFDCSQLTackle.Io
17 Minutes Ago
Easy Apply
Hybrid
San Francisco, CA, USA
Easy Apply
189K-231K Annually
Senior level
189K-231K Annually
Senior level
Artificial Intelligence • Cloud • Software
Drive repeatable technical proof for enterprise sales by building POC playbooks, reference architectures, benchmarks, and competitive frameworks. Enable AEs and SEs via training, field-ready assets, and technical narratives for AI and platform products. Measure impact on deal velocity and win rates while feeding product and win/loss insights back to engineering and product teams.
Top Skills: Agent PlatformAi GatewayAi SdkNext.JsV0

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account