The RTL Design Engineer will design and implement components for next-gen AI processors, collaborate on microarchitecture, and drive timing closure, optimizing for performance and power efficiency.
We’re hiring experienced RTL Design Engineers from junior to senior levels to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.
About Us:
Mythic is building the future of AI computing with breakthrough analog technology that delivers 100× the performance of traditional digital systems at the same power and cost. This unlocks bigger, more capable models and faster, more responsive applications - whether in edge devices like drones, robotics, and sensors, or in cloud and data center environments. Our technology powers everything from large language models and CNNs to advanced signal processing, and is engineered to operate from –40 °C to +125 °C, making it ideal for industrial, automotive, aerospace, and defense.
We’ve raised over $100M from world-class investors including Softbank, Threshold Ventures, Lux Capital, and DCVC, and secured multi-million-dollar customer contracts across multiple markets.
The salary range for this position is $120,000–$225,000+ annually. Actual compensation depends on experience, skills, qualifications, and location.
RTL Design at Mythic:
At Mythic, our RTL design team is at the heart of transforming our custom dataflow architecture into working silicon. RTL engineers take ownership of microarchitecture and RTL implementation, designing high-performance, low-power logic that enables our breakthrough AI hardware. The team works closely with architecture, custom analog IP, compiler, verification, emulation, and post-silicon teams to ensure every component integrates seamlessly into the full system. Because modern AI workloads push the limits of performance, memory, and efficiency, our RTL engineers apply creativity and rigor to deliver designs that meet aggressive PPA (performance, power, area) goals while ensuring correctness. We welcome engineers at all levels who are excited to tackle challenging design problems and play a key role in building the next generation of AI compute hardware.
Responsibilities
- Design and implement RTL for Mythic's next-generation AI processor.
- Develop and optimize high-performance, low-power components including datapaths, controllers, memory subsystems, and interconnects.
- Collaborate with architects and verification engineers to define microarchitecture and ensure functional correctness.
- Drive timing closure by working with synthesis and physical design teams.
- Participate in design reviews and contribute to improving RTL coding practices and methodologies.
Requirements
- Bachelor’s, Master’s, or Ph.D. degree in Electrical Engineering, Computer Engineering, or Computer Science.
- 3+ years of industry experience in RTL design, microarchitecture, and architecture development.
- Solid understanding of computer architecture fundamentals (pipelines, caches, coherence, memory hierarchies).
- Proficiency in Verilog/SystemVerilog and industry-standard RTL coding guidelines.
- Familiarity with timing constraints, physical design considerations, and EDA flows.
- Hands-on experience with simulation, synthesis, linting, and static timing analysis tools.
- Strong problem-solving and communication skills with ability to work in cross-functional teams.
At Mythic, we foster a collaborative and respectful environment where people can do their best work. We hire smart, capable individuals, provide the tools and support they need, and trust them to deliver. Our team brings a wide range of experiences and perspectives, which we see as a strength in solving hard problems together. We value professionalism, creativity, and integrity, and strive to make Mythic a place where every employee feels they belong and can contribute meaningfully.
Mythic AI Redwood, California, USA Office
333 Twin Dolphin Drive, Ste 300, Redwood, United States, 94065
Similar Jobs
Artificial Intelligence • Cloud • Information Technology • Software
Designs and implements CPU RTL, performs RTL coding and simulation, optimizes logic for power/performance/area/timing, documents microarchitectural specs, reviews verification, fixes failing RTL tests, and supports SoC integration and customers.
Top Skills:
Design CompilerGenusGitModelsimOvmPerforcePerlPythonRtlSystemverilogTclUvmVcsVerilogVhdlXcelium
Software
Design and implement CPU microarchitecture features and ISA extensions using Chisel. Integrate designs into Chisel/FIRRTL framework, perform sandbox verification, collaborate on verification plans, optimize for physical implementation and performance, and document microarchitecture specifications.
Top Skills:
BluespecChiselConfluenceFirrtlGitGitJIRARisc-VScalaSvaSystemverilogVerilogVhdl
Artificial Intelligence • Cloud • Information Technology • Software
Design and implement CPU microarchitecture and RTL with emphasis on power management and energy efficiency. Develop SystemVerilog/Verilog RTL, drive PPA optimization, design CDC solutions, support DVFS, power/thermal management, reset and power-state transitions, debug complex RTL, and collaborate with verification, physical design, and SoC integration teams to deliver full-chip solutions.
Top Skills:
CdcDvfsLintRtlStatic Timing AnalysisSystemverilogUpfVerilogX86 Assembly
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
