Credo Logo

Credo

Senior AI System Architect

Posted 19 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
160K-220K Annually
Senior level
In-Office
San Jose, CA, USA
160K-220K Annually
Senior level
Designs system-level memory and interconnect architectures connecting XPUs across nodes, racks, and clusters for efficient large-scale LLM training and inference. The role addresses communication bottlenecks, network topology, workload mapping, and interconnect fabric requirements while collaborating with silicon, memory, networking, compiler, software, SoC, and backend teams. Candidates should bring hands-on NPU architecture experience, including silicon definition, bring-up, validation, and production deployment.
The summary above was generated by AI
Team Credo is looking for a Senior AI System Architect to join our team in San Jose, CA, reporting to AVP, XPU system AI interface. This role needs to solve the system-level interconnection challenges that connect XPUs (NPU/GPU/custom silicon) into working AI infrastructure. This role needs to follow and define how compute elements are wired, networked, and orchestrated together at node, rack, and cluster scale so that large-scale LLM training and inference run efficiently across the platform. We strongly prefer candidates with a hands-on NPU hardware architect background and real experience taking NPU silicon into production deployment at scale.
 
Base salary range is $160,000 - $220,000 a year. The base salary offer will depend on factors such as education, experience, training, skills, qualifications, and location. This position is also eligible for a discretionary bonus, equity and a full range of medical and other benefits.
 
Why Credo
  • Purpose: We invest in what matters. From meaningful-future shaping projects to competitive compensation, we empower you to grow your career while making a lasting impact.
  • People: Connection starts within. We collaborate, celebrate wins, and create an environment where everyone can do their best work.
  • Possibilities: Our belief shapes what’s next. Our technology powers the most reliable and energy-efficient connections around the world – and our team powers new products and markets that come next.

Qualifications
Basic Qualifications
  • Bachelor's degree in Computer Engineering, EE, CS, or related field required.
  • Three years in XPU or AI interconnect system architecture and micro architecture working experience.
  • Strong foundational understanding of computer architecture, including GPU, NPU, and/or CPU design principles.
  • Familiarity with large language model architectures and distributed training/inference concepts (e.g., parallelism strategies, model serving) through coursework, research, or personal projects.
  • Demonstrated analytical ability — for example, through published research, thesis work, or quantitative project work — with a track record of independently studying and synthesizing technical material.
  • Strong cross-functional leadership and communication skills, daily experience working with compiler, software, SOC & backend team preferred.
Preferred Qualifications
  • Master's or PhD in Computer Science, Artificial Intelligence, Engineering, or a related field.
  • Deep, hands-on NPU hardware architecture expertise.
  • Real, hands-on NPU architecture background, with direct experience participating in an NPU design from architecture definition through silicon bring-up, validation, and volume production deployment.
  • Working knowledge of high-speed interconnect or networking concepts (e.g., PCIe, Ethernet, RDMA) is a plus.

Responsibilities
  • Model the memory and interconnection architecture linking XPUs to memory and across node, rack, and cluster boundaries — not the internal design of the NPUs/GPUs/CPUs themselves.
  • Solve communication and topology bottlenecks that arise from all kinds of parallelism strategies during distributed LLM training and inference.
  • Define how XPUs utilize the memory and interconnect fabric, ensuring workloads map cleanly onto the network topology.
  • Work with silicon, memory, networking, and software teams to specify interconnect fabric requirements and resolve integration issues between compute nodes.
  • Bring hands-on NPU hardware architecture judgment to interconnect and system design decisions, informed by direct experience taking NPU silicon from definition through bring-up, validation, and production deployment.
  • Track leading open LLM architectures to anticipate how model structure will stress interconnect and system topology.

Benefits
Credo’s mission is to transform connectivity at scale through fast, reliable, and energy-efficient system solutions. Our high-speed copper and optical interconnect products deliver industry-leading power and performance at up to 1.6T to meet the ever-expanding data infrastructure demands of AI.
  
Our product portfolio includes ZeroFlap (ZF) Active Electrical Cables (AECs) and ZF optical transceivers, OmniConnect memory solutions, and a suite of retimers and DSPs for optical and copper Ethernet and PCIe, all leveraging the PILOT diagnostic and analytics software platform. Credo innovations enable our customers to connect the systems that connect the world.
  
Credo is committed to creating an inclusive environment for all employees and welcome applicants from diverse backgrounds without regard to race, color, religion, gender, sex, gender identity, sexual orientation, pregnancy, marital status, national origin, ethnicity, genetic information, age, disability, veteran status, or any other legally protected basis. If you have a disability or special need that requires accommodation to navigate our website or complete the application process, email [email protected].

Similar Jobs

19 Minutes Ago
Remote or Hybrid
United States
17-25 Hourly
Junior
17-25 Hourly
Junior
Artificial Intelligence • Automotive • Greentech • Information Technology • Machine Learning • Software • Cybersecurity
Provides technical customer support for Dealertrack DMS, troubleshooting client issues, configuring and coding F&I documents, correcting calculations and disclosures, and managing escalations. Communicates with clients by phone and email, documents cases, analyzes transaction documents, and maintains service standards. Requires strong problem-solving, data analysis, organization, professionalism, and customer focus. The role follows a Mountain Time schedule with Saturday and holiday rotations and no travel.
Top Skills: Dealertrack DmsJavaScriptExcelMicrosoft OutlookMicrosoft WordPdf
21 Minutes Ago
In-Office or Remote
94104, San Francisco, CA, USA
174K-274K Annually
Expert/Leader
174K-274K Annually
Expert/Leader
Cloud • Information Technology • Productivity • Security • Software • App development • Automation
Lead the technical direction and implementation of large-scale SaaS product features. Build secure, reliable, maintainable, well-tested software; evaluate architectural trade-offs; debug team inefficiencies; and contribute to code reviews, documentation, and complex bug fixes. Collaborate across product, design, and engineering, influence strategy, identify organizational blockers, mentor engineers, and improve engineering practices around testing, performance, security, privacy, and reliability.
Top Skills: AWSDistributed SystemsJavaKotlinMicroservicesObservability ToolsSaaS
2 Hours Ago
Hybrid
Livermore, CA, USA
17-28 Hourly
Junior
17-28 Hourly
Junior
eCommerce • Fashion • Retail • Sales • Wearables • Design
Leads sales-floor operations for a Coach retail store, drives sales targets and customer experience, develops and holds team members accountable, analyzes sales performance, supports recruiting and training, implements company initiatives, and ensures policy compliance. Provides customer-focused coaching, clienteling guidance, HR and conflict-resolution support, and helps build an inclusive, high-performing team while supporting store leadership and operational goals.

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account