Lead design and verification of high-speed analog and mixed-signal circuits (ADCs, DACs, PLLs, TIAs, SerDes, optical drivers) through tape-out and post-silicon bring-up in advanced FinFET or SOI processes. Collaborate cross-functionally, create documentation, present to leadership, and mentor junior designers.
Role Overview
We are seeking a highly experienced Senior or Staff Analog/Mixed-Signal IC Designer to join a world-class semiconductor team. The ideal candidate brings deep expertise in high-speed analog circuit design—spanning wireline transceivers, RFIC front-ends, and precision data converters—and has a track record of delivering silicon in advanced FinFET or SOI processes. This is a high-impact individual contributor or technical lead role focused on next-generation silicon for data communications, wireless, and compute applications.
Key Responsibilities
- Design and verify high-speed analog and mixed-signal circuits including ADCs, DACs, PLLs, clock distribution, laser/modulator drivers, and transimpedance amplifiers (TIAs).
- Architect and implement wireline SerDes front-ends, optical interconnect ICs, and multi-GHz analog signal chains from concept through tape-out.
- Develop transistor-level schematics and layouts in advanced FinFET (7–16 nm) or SOI technologies; collaborate with layout engineers to meet stringent PPA targets.
- Drive pre-silicon simulation and post-silicon bring-up; analyze measured silicon data and iterate on design to close specification gaps.
- Partner with digital, CAD, and systems teams to define mixed-signal partitioning, interface specs, and shared design methodologies.
- Produce detailed design documentation and present technical progress to cross-functional stakeholders and leadership.
- Mentor junior designers and contribute to best-practice development across the organization.
Required Qualifications
Education & Experience
- Ph.D. in Electrical Engineering (or related) with 6+ years of analog/mixed-signal IC design experience, OR
- MS. in Electrical Engineering (or related) with 8+ years of analog/mixed-signal IC design experience.
Core Technical Skills
- Analog / high-speed circuit design: wideband amplifiers, comparators, bias networks, ESD-tolerant I/Os.
- Laser/modulator drivers and transimpedance amplifiers (TIAs) for optical interconnect applications.
- High-speed ADC and DAC design (pipeline, SAR, flash, current-steering); including low-speed (LS) converters for control and calibration planes.
- Clocking systems: DLLs, resonant/CMOS clock distribution, fractional-N synthesis, jitter budgeting, oscillators (LC/Ring).
- Hands-on design in advanced FinFET nodes (TSMC / Samsung 5–16 nm) and/or Silicon-On-Insulator (SOI) processes.
Preferred Qualifications
- RFIC design experience: LNA, mixer, PA driver, Broadband amplifiers, RF front-end modules.
- Familiarity with high-speed wireline PHY architectures (56G / 112G PAM-4 SerDes, NRZ).
- Background in optical module ICs (TOSA/ROSA driver ASICs, coherent DSP interfaces).
- Proficiency with Cadence Virtuoso, Spectre / APS / Ultrasim, and industry-standard layout tools.
- Proficient in designing RF passives like transmission lines, inductors, Tcoils, etc using EM tools like EMX, Peakview, etc.
- Lab characterization skills: oscilloscopes, VNAs, spectrum analyzers, BERT setups.
- Publications or patents in analog/mixed-signal IC design are a plus.
Phizenix Livermore, California, USA Office
101 E. Vineyard Ave, Suite #119–115, Livermore, CA , United States, 94550
Similar Jobs
eCommerce • Fashion • Retail • Sales • Wearables • Design
Provide friendly, efficient customer service at cash wrap and on the sales floor; operate POS; receive and organize shipments; maintain stock levels and visual merchandising; follow loss prevention and housekeeping standards; support team and store operations during peak hours and events.
Top Skills:
Cash Register SystemsInternetIpadLaptopMobile PosPosWalkie Talkie
Aerospace • Artificial Intelligence • Cloud • Machine Learning • Software • Cybersecurity • Defense
Set up, operate, and maintain CNC and manual machines to produce precision parts to engineering specifications. Inspect parts using precision instruments, perform routine machine maintenance, troubleshoot machining issues with engineering/production teams, and follow safety and quality standards.
Top Skills:
Cad/Cam SoftwareCalipersCnc Machine ToolsGaugesManual Machine ToolsMicrometers
Aerospace • Artificial Intelligence • Cloud • Machine Learning • Software • Cybersecurity • Defense
Set up, operate, and maintain CNC and manual machines to produce precision parts per engineering drawings. Inspect parts with precision instruments, perform routine machine maintenance, troubleshoot machining issues with engineering/production teams, and follow safety and quality standards to support high-precision manufacturing.
Top Skills:
CalipersCncGaugesManual Machine ToolsMicrometers
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine


