Cisco Logo

Cisco

Senior ASIC Design Verification Engineer

Posted 2 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
149K-282K Annually
Senior level
In-Office
San Jose, CA, USA
149K-282K Annually
Senior level
Leads ASIC design verification for high-performance Cisco silicon, including verification architecture, reusable methodologies, test plans, coverage, gate-level simulation, emulation, debugging, and post-silicon validation. Builds cluster and chip-level verification environments, resolves design issues, and supports power, performance, and area goals. Requires SystemVerilog/UVM, scripting, and leadership experience, with preferred expertise in networking protocols, emulation platforms, formal verification, forwarding logic, parsers, or P4.
The summary above was generated by AI
The application window is expected to close on: 11/19/2026Meet the Team

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.


Your Impact

As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco’s revolutionary data center solutions. You will define, design and verify ASIC and ASIC subsystems to be deployed in a range of Cisco platforms, contribute to a multi-disciplined engineering teams to meet the power, performance, and area goals for products. You will:


  • Drive the definition, architecture, and design of high-performance ASICs while owning complex or multiple functional areas.
  • Define new verification methodologies to support advanced design architectures and develop re-usable code for future projects.
  • Lead design verification effort by solving block-level issues and participate in cluster and chip-level issue resolution, and drive reviews to recognize areas of architectural concerns.
  • Architect, develop, and maintain cluster and top-level Design Verification (DV) environment infrastructure.
  • Build DV environments from scratch for cluster and chip levels.
  • Develop, implement, and enhance test plans and tests for cluster and chip verification, using both constraint-random and directed stimulus.
  • Ensure comprehensive verification coverage through code and functional coverage implementation and review.
  • Qualify RTL design by running Gate Level Simulations with timing annotation on netlists.
  • Support design testing in emulation environments.
  • Debug issues at ASIC, SW and Systems levels and help in lab bring-up and post silicon validation.

Minimum Qualifications
  • Bachelors degree in Computer, Electrical or Electronics Engineering, + 7 years of relevant technical experience, or Masters degree + 4 years of relevant technical experience with a focus on ASIC design and verification.
  • Experience in OOP concepts, System Verilog or UVM methodology.
  • Experience leading verification teams or assignments projects.
  • Experience with scripting using Perl and/or Python.

Preferred Qualifications
  • Experience with forwarding logic, parsers, or P4.
  • Experience using emulation platforms such as Veloce, Palladium, Zebu, or HAPS.
  • Knowledge of formal verification tools (e.g., IEV or VC Formal).
  • Domain knowledge in one or more protocols such as PCIe, CXL, Ethernet, RDMA, DDR, or TCP.
Why Cisco? 

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. 

We are Cisco, and our power starts with you. 

Message to applicants applying to work in the U.S. and/or Canada:The starting salary range posted for this position is $167,700.00 to $245,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks.  Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

  • 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

  • Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next

  • Additional paid time away may be requested to deal with critical or emergency issues for family members

  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;

  • 1% of incentive target for each 1% of attainment between 75% and 100%; and

  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$167,700.00 - $282,000.00

Non-Metro New York state & Washington state:

$149,100.00 - $250,900.00

* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

HQ

Cisco San Jose, California, USA Office

San Jose, CA, United States

Cisco Berkeley, California, USA Office

Berkeley, United States

Cisco Campbell, California, USA Office

Campbell, United States

Cisco Cupertino, California, USA Office

Cupertino, United States

Cisco Fremont, California, USA Office

Fremont, United States

Cisco Los Altos, California, USA Office

Los Altos, United States

Cisco Milpitas, California, USA Office

Milpitas, United States

Cisco Mountain View, California, USA Office

Mountain View, United States

Cisco Palo Alto, California, USA Office

Palo Alto, United States

Cisco Pleasanton, California, USA Office

Pleasanton, United States

Cisco San Bruno, California, USA Office

San Bruno, United States

Cisco San Francisco, California, USA Office

San Francisco, United States

Cisco San Mateo, California, USA Office

San Mateo, United States

Cisco San Ramon, California, USA Office

San Ramon, United States

Cisco Santa Clara, California, USA Office

Santa Clara, United States

Cisco Saratoga, California, USA Office

Saratoga, United States

Cisco Stanford, California, USA Office

Stanford, United States

Cisco Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

7 Days Ago
In-Office
San Jose, CA, USA
Senior level
Senior level
Artificial Intelligence • Information Technology • Software • Database • Generative AI
Lead ASIC verification for an AI inference chiplet from subsystem through full-chip validation. Build UVM testbenches, constrained-random tests, reference models, scoreboards, and coverage-driven verification flows. Develop C/C++ tests on RISC-V, apply formal verification, support FPGA prototyping on Synopsys HAPS, automate regressions, and use AI workflows for test generation, triage, log analysis, and coverage closure.
Top Skills: CC++EdaFormal VerificationFpgaRisc-VSynopsys HapsSystemverilogUvmVerilog
One Month Ago
Hybrid
Santa Clara, CA, USA
168K-311K Annually
Senior level
168K-311K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Verify ASIC inference accelerator designs at block and SoC levels using advanced methodologies, random stimulus, functional coverage, assertions, and UVM. Develop verification infrastructure, debug designs, optimize automated flows, and collaborate with architects, designers, and pre- and post-silicon teams. Apply knowledge of ASIC design flow, power verification, DFT, netlist verification, and machine learning techniques to improve verification processes.
Top Skills: AsicCC++DftGdsMachine LearningPerlPythonSystemverilogUniversal Verification Methodology (Uvm)UpfVcsVerdi
One Month Ago
In-Office
San Jose, CA, USA
200K-300K Annually
Senior level
200K-300K Annually
Senior level
Industrial • Manufacturing
Lead digital SoC verification for advanced automotive communication semiconductors. Collaborate with architects, designers, and software engineers across the full verification lifecycle, from specifications and testbench development through simulation, coverage analysis, debugging, and gate-level simulation. Develop reusable verification infrastructure, automate testing and regressions, and validate networking, protocol, and semiconductor systems. The role requires extensive ASIC verification experience, strong communication, and collaboration across international multidisciplinary teams.
Top Skills: AsicCC++Digital Signal ProcessingDpiEda ToolsEthernet MacPciePhyPythonSerdesSocSystemcSystemverilogTclTcp/IpUvmVerilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account