Tensordyne Logo

Tensordyne

Senior ASIC Physical Design Engineer

Posted 3 Days Ago
Be an Early Applicant
In-Office
Sunnyvale, CA, USA
Senior level
In-Office
Sunnyvale, CA, USA
Senior level
Lead ASIC front-end physical design and workflow development for generative AI inference chips. Optimize block-level and full-chip implementation using Cadence and Synopsys tools, including synthesis, formal checks, power analysis, and static timing analysis. Support backend design activities involving clock trees, routing, DRC, LVS, metal fill, and artwork release. Collaborate with global ASIC, design, and verification teams while developing scalable, high-performance EDA workflows.
The summary above was generated by AI

About our company - Tensordyne (formerly Recogni)

Artificial intelligence (AI) is transforming our world. It can perform cognitive functions that previously only humans could do, such as perceiving interactions across different modalities and environments - with the ability to quickly learn and then solve complex problems. Tensordyne is an AI system solution company that builds very high-performance, low-power generative AI inference systems. Our mission, through the creation of custom silicon, hardware and software, is to enable multimodal Generative AI inference acceleration at scale, with safe, sustainable, high-performance systems for our hyperscaler and neocloud data center customers. We are at the leading edge of advancing the latest research and product improvements for generative Al inference solutions that will make Al even more advantageous for compelling new generative AI applications.Tensordyne is a well funded, fast-paced startup company with headquarters in both Sunnyvale, CA, and Munich, Germany. We also have many talented team members working remotely across North America and Europe. We take care of our people and their families with comprehensive benefits, competitive compensation, flexible spending options, and recognition programs, because building category-defining technology starts with a healthy, supported team. Come join us as we shape the future of multimodal generative artificial intelligence!

The Opportunity:

In this leadership role, you will lead ASIC front-end physical design and associated engineering workflow development for Tensordyne’s multimodal generative AI inference acceleration products. As a valued senior member of our ASIC team, you will guide and assist your colleagues to help improve frontend physical design aspects at both the block level and full-chip within a fast-paced, agile HPC development environment that utilizes EDA tools from external companies like Cadence/Synopsys and as well as internally developed workflows. You will drive Tensordyne’s optimization, implementation and exploration of new frontend physical design workflows (includes at a min. synthesis, formal checks, and power analysis, and provide guidance for STA) and technologies for the full ASIC chip design process. Your contributions will continuously innovate and improve scalable, reliable, high-performance systems and tools to enable the next generation of Tensordyne products. This is a hands-on role that’s ideal for ASIC physical design experts who have a multi-disciplinary engineering background, along with a keen interest in generative AI, and a passion for designing, debugging, optimizing and finding creative EDA solutions to complex technical challenges. In this role, you will work very closely with your ASIC team members who are engaged in the design and verification of Tensordyne products, to understand and improve their workflows and EDA needs.

What you’ll bring:

  • 10+ years of hands-on ASIC engineering experience, that includes deep knowledge of VLSI/SoC chip physical design workflows, with EDA tools like Cadence/Synopsys (Genus/DC), power analysis, clock methodology, and other commonly used aspects of physical design flows
  • Strong physical design knowledge for front-end optimization using standard EDA tools 
  • Experience leading and supporting backend design team with understanding of clock trees, routing , DRC, LVS, metal fill till artwork release.
  • Understanding of STA analysis and constraints for block level and knowledge of full chip timing analysis
  • Excellent analytical, written, and verbal interpersonal skills along with an ability to productively collaborate within a global engineering team that moves at a startup pace.
  • Bachelor’s or Master's degree in Computer Science, Computer Engineering, Electrical Engineering or a related technical field

Tensordyne's culture was built on the following values:

  • Put people first. We only succeed when our people succeed.
  • Ethics and integrity always; Being open, honest, and respectful of everyone.
  • Think Big. Be ambitious and have audacious goals.
  • Aim for excellence. Quality and excellence count in everything we do.
  • Own it and get it done. Results matter!
  • Make each person better together, than they would be as an individual.
  • Embrace each others’ differences, and embrace that there will be differences.

Tensordyne is an equal opportunity employer. We believe that a diverse team is better at tackling complex problems and coming up with innovative solutions. All qualified applicants will receive consideration for employment without regard to age, color, gender identity or expression, marital status, national origin, disability, protected veteran status, race, religion, pregnancy, sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances.

A note to Recruitment Agencies: Please don’t reach out to Tensordyne employees or leaders about our roles -- we’ve got it covered. We don’t accept unsolicited agency resumes and we are not responsible for any fees related to unsolicited resumes. Thank you for your understanding.

HQ

Tensordyne San Jose, California, USA Office

San Jose, CA, United States

Similar Jobs

2 Months Ago
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Design and implement physical layout of CPU on-chip interconnect networks and last-level caches. Deliver synthesis, timing closure, floorplanning, and meet area/performance/power targets while collaborating with logic designers and evaluating next-generation coherent interconnect and cache implementations.
Top Skills: Asic Design FlowCache Coherent InterconnectsDftEcoFloorplanningLast-Level CachePhysical DesignRtlSynthesisTiming AnalysisVerilog
One Month Ago
Hybrid
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Drive physical design of high-frequency, low-power CPUs/GPUs/SoCs at block, cluster, or full-chip level with emphasis on netlist quality: equivalence checking/formal verification, CDC and MTBF analysis, logic synthesis, timing convergence, STA, constraint generation/management, and ECO implementation. Use industry-standard EDA tools and scripting to debug and improve flows.
Top Skills: Bist)Clock Domain Crossing (Cdc) CheckingDft (ScanEcoFormal VerificationIndustry-Standard Eda ToolsLogic Equivalence CheckingLogic SynthesisMakeMtbf AnalysisNetlistingPerlPythonRtlStatic Timing Analysis (Sta)TclTransition Faults
2 Months Ago
In-Office
160K-220K Annually
Senior level
160K-220K Annually
Senior level
Aerospace • Other
The engineer will design ASIC for SpaceX's Starlink, handling synthesis, timing analysis, and collaboration with cross-disciplinary teams for optimization.
Top Skills: AsicBashCmosCshEda ToolsFinfetMakefilePerlPythonRtl2GdsiiTcl

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account