NVIDIA Logo

NVIDIA

Senior ASIC Verification Engineer

Posted 4 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
Lead ASIC verification for ARM-based SoCs and GPUs at both IP and SoC levels. Build UVM testbenches, apply constrained-random verification, develop C/C++ golden models and hardware-software co-verification tests, and verify complex interconnects, controllers, and I/O. Define coverage goals, use assertions and formal test planning, debug SoC corner cases, automate regressions with scripting, and collaborate across architecture, design, and pre- and post-silicon teams. Explore AI and LLM-driven workflows to improve verification productivity.
The summary above was generated by AI

NVIDIA is actively searching for talented Senior Verification Engineers to ensure the integrity and excellence of our industry-leading SoCs and GPUs. Joining this team means stepping into a dynamic, innovation-driven environment where your contributions will shape products spanning consumer graphics, autonomous vehicles, and the rapidly evolving realm of artificial intelligence. Our global team is dedicated to redefining the boundaries of technology, working collaboratively to advance what's possible today and set the foundation for tomorrow's computing platforms. We are a team of hardworking engineers working across the micro-architecture, design, verification, implementation, and post silicon validation of groundbreaking NVIDIA automotive and gaming console chips. We specifically focus on the backbone IPs for an ARM based System on-chip.
 

What You’ll Be Doing:

  • As a key member of our ASIC Verification team, you will verify the design and implementation of the industry's leading SoCs, ensuring first-pass silicon success.

  • Lead the verification of the ASIC design, architecture, golden models, and micro-architecture using sophisticated methodologies such as UVM.

  • Deeply understand the design, define the verification scope, and develop robust verification infrastructure to verify the correctness of complex logic.

  • Collaborate with architects, designers, and both pre- and post-silicon verification teams to drive comprehensive coverage.

  • Innovate by bringing AI and LLM-driven workflows into the verification cycle to optimize testbench generation, debug productivity, and coverage closure.

What We Need to See:

  • BS or equivalent experience in Electrical Engineering, Computer Engineering, or Computer Science; advanced degrees (MS, PhD) are a plus.

  • 5+ years of experience in ASIC verification-related fields at both the IP and SoC level.

  • Proven experience in building UVM testbenches from scratch and applying constrained random methodology in a production environment.

  • High proficiency in C/C++ with the ability to develop architectural golden models and hardware-software co-verification tests.

  • Deep domain knowledge in Low-Speed IOs (QSPI, UART, I2C), High-Speed IOs (Ethernet), AXI/APB interconnects, DMA controllers, and Memory Controllers.

  • Expert skills in assertion-based design checks (SVA), code coverage, functional coverage, and formal test plan documentation.

  • Strong debugging and analytical skills with a methodical approach to resolving complex SoC-level corner cases.

  • Professional-grade scripting abilities in Python, Perl, or TCL to automate build flows and regressions.

Ways to Stand Out from the Crowd:

  • Advanced UVM architecture knowledge and large-scale SoC verification experience is a plus!

  • A forward-thinking mindset with a demonstrated ability to use AI tools to accelerate engineering tasks.

  • Experience with Testbench Build flows, Makefiles, and version control (Perforce).

  • Ambitious, highly motivated, and a strong desire to work as a collaborative teammate in a fast-paced environment.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until August 24, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

11 Days Ago
In-Office or Remote
2 Locations
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Lead development and improvement of ASIC integration, build, simulation, CI, and debug infrastructure for high-speed IO GPU IP. Apply automation, metrics, and AI-assisted workflows to improve reliability, turnaround, and debuggability. Collaborate across design, verification, firmware, methodology, and infrastructure teams to root-cause failures and deliver durable process improvements.
Top Skills: AsicCiDebug ToolsPerlPythonRtlSimulationSystemverilogUvmVcsVerdiVerilogXcelium
4 Days Ago
In-Office
Sunnyvale, CA, USA
154K-311K Annually
Senior level
154K-311K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Consulting
Lead block- or subsystem-level ASIC/SoC verification: create test plans, build and maintain UVM/SystemVerilog verification environments, perform constraint-driven random testing, close coverage and assertions, analyze simulations with industry tools, debug complex SoC designs, and collaborate with cross-functional teams to deliver high-quality networking silicon.
Top Skills: Cadence XceliumEmulationHardware AccelerationJenkinsMentor QuestaSva (Systemverilog Assertions)Synopsys VcsSystemverilogUpfUvm
19 Days Ago
In-Office or Remote
7 Locations
230K-323K Annually
Senior level
230K-323K Annually
Senior level
Aerospace
Lead verification planning and execution for complex ASIC/SoC digital subsystems. Develop UVM testbenches, reference models, scoreboards, protocol monitors, and assertions. Drive coverage closure, regression health, and verification signoff. Identify corner cases, collaborate across design, systems, DFT, firmware, and physical design, and support emulation, prototyping, and post-silicon debug.
Top Skills: AssertionsBchBeamformingCdcDftDspEmulationFecFormal VerificationHigh-Speed Interface VerificationLdpcPost-Silicon DebugPrototypingRdcRtlSystemverilogUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account