NVIDIA Logo

NVIDIA

Senior Circuit Timing Engineer

Reposted 2 Days Ago
Be an Early Applicant
In-Office or Remote
2 Locations
168K-311K Annually
Senior level
In-Office or Remote
2 Locations
168K-311K Annually
Senior level
Design and sign off timing for custom digital, semi-custom, and analog mixed-signal circuit macros in deep submicron processor technologies. Responsibilities include transistor-level circuit design, STA, SPICE simulation, timing modeling, power and reliability analysis, timing constraints, ECOs, and timing closure. Collaborate across physical design, clocks, DFT, and other teams while contributing to hardware security, adaptive clocking, power management, and AI/ML-enabled design methodologies through tape-out and validation.
The summary above was generated by AI

We are now looking for a Senior Circuit Timing Engineer!


NVIDIA stands at the intersection of hardware excellence and AI breakthrough, where every line of code and every chip design ripples across industries worldwide. We've built the computational backbone for autonomous systems, revolutionized data center architecture, and created the silicon that powers the AI revolution. Our resilience through decades of technological shifts has forged a unique engineering culture—one where ambitious projects meet exceptional talent. From deep learning frameworks to cutting-edge robotics, we're not just participants in the fourth industrial revolution; we're its architects. Discover how your engineering vision can reshape the world alongside ours.


What you'll be doing:

  • Participate in ground breaking processor design in deep submicron technologies.
  • Work as part of a global circuits team to design innovative circuits for hardware security, adaptive clocking, and power management solutions.
  • Drive timing analysis and signoff of custom circuit macros (digital, semi-custom and analog mixed-signal).
  • Validate timing of custom circuit designs using STA tools including Nanotime, PrimeTime, Tempus and various SPICE simulation tools.
  • Collaborate with cross-functional teams to improve the power, performance, area and reliability of NVIDIA's next generation products through custom circuit solutions and detailed transistor-level analysis.
  • Develop timing models and methodology for innovative and unique custom macro designs.
  • Transistor-level circuit design and timing, schematic entry, and layout delivery.
  • Integrate AI/ML techniques directly into the design process and methodology.
  • Work with PD, DFX, Clocks, and other teams on timing signoff strategy, timing constraints, timing and power convergence, DFT, as well as timing ECO implementation.

What we need to see:

  • BSEE/MS preferred in Electrical, Computer Engineering or equivalent experience.
  • 6+ years of digital circuit design experience for Masters and 8+ years for Bachelors.
  • Excellent understanding of deep submicron process issues and digital circuit design techniques is required.
  • Expertise and in-depth knowledge of industry standard STA tools such as Nanotime, Primetime, Tempus, and other timing analysis tools.
  • Hands on experience running Spice simulations, EM/IR analysis, and static timing analysis/closure is required.
  • Proven experience in timing constraints generation and management.
  • Hands on experience in design and analysis of low power circuits (power gating, decaps, multi-vt, etc..) is a plus.
  • Expertise in analysis and fixing of timing paths through ECOs including crosstalk and glitch noise.
  • Solid understanding of extracted timing models and the usage of .libs in Primetime.
  • Knowledge of process variation effect modeling and experience in design convergence in multi GHz deep submicron technology.

Ways to stand out from the crowd:

  • Proven ownership and hands-on experience across the entire silicon design flow, from micro-architecture and RTL design to back-end execution, including Custom/Semi-Custom Circuit Design, Synthesis, Auto Place and Route, STA, and PVerf.
  • Proven capability in Post-Silicon characterization and debug, ensuring designs meet performance targets in hardware.
  • Track record of independently driving and delivering complex features from conception through tape-out and validation.
  • Knowledge of timing closure strategies for digital logic/macros part of AMS designs/IPs.

Your base salary will be determined based on your location, experience, and other objective job-related factors. The expected base salary ranges for this position are:
168,000 USD – 264,500 USD for Level 4; and 196,000 USD – 310,500 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until November 3, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

47 Minutes Ago
Easy Apply
Remote or Hybrid
United States
Easy Apply
98K-132K Annually
Mid level
98K-132K Annually
Mid level
Artificial Intelligence • Cloud • Computer Vision • Hardware • Internet of Things • Software
Manage enterprise customers after implementation by developing joint success plans, conducting executive business reviews, leading operational workshops, recommending workflow improvements, and driving value from Samsara’s IoT platform. Partner cross-functionally with Sales, Support, Sales Engineering, and Product, while mentoring Customer Success and Support teams. The role requires strong stakeholder communication, technical product knowledge, problem-solving, and up to 25% travel.
Top Skills: Internet Of Things (Iot)SaaS
Entry level
Insurance • Financial Services
Handles inbound and outbound policyholder calls to retain, resell, and recover life insurance policies. Explains coverage and premiums, recommends policy adjustments, collects delinquent payments, updates records, and follows up on solutions. The role requires empathetic communication, accurate documentation, independent judgment, and achievement of contact center KPIs. AM and PM shifts include different cancellation, recovery, payment collection, and written communication responsibilities.
Top Skills: ExcelMS OfficeMicrosoft OutlookMicrosoft Word
An Hour Ago
Remote or Hybrid
San Francisco, CA, USA
140K-400K Annually
Senior level
140K-400K Annually
Senior level
Cloud • Healthtech • Social Impact • Software • Biotech
Sell Benchling's AI-enabled biotech R&D platform into 1-3 top global accounts. Generate 80% of pipeline, manage complex 7+ figure sales cycles, forecast accurately, negotiate and close deals, align multi-persona stakeholders, and coordinate internal and external partners to drive adoption and revenue.
Top Skills: AIAWSBenchlingMeddiccSalesforce

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account