Broadcom Logo

Broadcom

Senior Custom ASIC Engineering Lead

Posted 2 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
144K-230K Annually
Senior level
In-Office
San Jose, CA, USA
144K-230K Annually
Senior level
Lead and manage customer ASIC programs end-to-end, advise on EDA flows and design best practices, execute physical design checks, assess and mitigate risks, collaborate with cross-functional teams, and support tape-out, bring-up, and production for advanced-node chips.
The summary above was generated by AI

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Are you a versatile, senior engineer capable of leading external and internal cross-functional teams in areas such as physical design, STA, DFT, and packaging? Have you taped out so many chips that you can identify potential design problems hidden in EDA reports, advise design teams on how to fix them, and then publish an application note about avoiding them in future? Do you love technical-deep-dive with engineers and providing an eagle’s eye summary to management? If this is your engineering profile and you are looking for a challenge, then we have one for you.

Broadcom develops critical Infrastructure chips that enable a variety of Customers to produce ASICs in almost all major segments of the Semiconductor industry, including AI. Our ASIC Products Division is looking for a senior engineer to guide customer teams designing challenging chips in areas such as AI, HPC, networking and storage. This is an immensely responsible position, and an opportunity to push the frontiers of technology by working with cross-functional teams inside and outside of Broadcom.

As a valued member of this team, you will be required to do the following:

  • Manage external customer ASIC programs from inception to finish, including RFQs, technology and IP collaterals, design, test, packaging, fabrication, bring-up and production

  • Advise customers on best practices in EDA, flows and design methodologies, and by organizing Q&A sessions with Broadcom technology experts

  • See ahead, plan ahead, work ahead. Proactively assess potential risks to the design quality and project schedule, then work with cross-functional teams to prepare and execute risk mitigation actions

  • Execute physical design flows to check that incoming customer tape-in netlists meet Broadcom’s stringent tape-out quality standards

  • Motivate and drive yourself to stay abreast of developments in Broadcom IPs, technology and end user applications

  • Participate in discussions about your chips with marketing, sales, legal and regulatory compliance teams

  • Be a consummate team player and assist other teams in need

You must have these proven skills to qualify for this position:

  • Multiple tape-outs in advanced technology nodes

  • Analyze PPA tradeoffs involved amongst various library components, and architectures

  • Knowledgeable in low power design and power management

  • Hands-on experience in physical design and STA, EDA tools, design flows for physical design, logic simulation, test, and packaging

  • Programming in TCL, shell and scripting languages

Following skills are nice to have:

  • Exposure to SERDES communications protocols.

  • Logic design, chip architecture, microarchitecture, Verilog RTL coding Front-end logic design verification, DRC, logic synthesis

  • Knowledge of DFT methods including scan, memory BIST and repair

Education and Experience Requirements:

  • Bachelors degree and 12+ years of related experience; or Masters degree and 10+ years of related experience

Additional Job Description:

Compensation and Benefits

The annual base salary range for this position is $143,800 - $230,000

 

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

HQ

Broadcom San Jose, California, USA Office

1320 Ridder Park Drive, San Jose, CA, United States, 95131

Similar Jobs

2 Days Ago
In-Office
San Jose, CA, USA
144K-230K Annually
Senior level
144K-230K Annually
Senior level
Software • Semiconductor • Manufacturing
Lead and manage external customer ASIC programs end-to-end, advise on EDA flows and best practices, perform physical design and STA checks, identify and mitigate design risks, coordinate cross-functional teams (test, packaging, fabrication, bring-up), and communicate technical findings to management and business teams.
Top Skills: Design For Test (Dft)DrcEda ToolsLogic SimulationLogic SynthesisLow Power DesignMemory BistPackagingPower ManagementScanScripting LanguagesSerdesShellStatic Timing Analysis (Sta)TclVerilog
2 Days Ago
In-Office
San Jose, CA, USA
144K-230K Annually
Senior level
144K-230K Annually
Senior level
Software • Semiconductor • Manufacturing
Lead customer ASIC programs end-to-end—from RFQ through tape-out and production—guiding physical design, STA, test, packaging and EDA flows. Advise customers, execute physical-design checks, assess and mitigate risks, collaborate cross-functionally, and publish best-practice guidance.
Top Skills: Eda ToolsLogic SimulationLow-Power DesignPackagingPhysical DesignShellStatic Timing Analysis (Sta)TclTest
An Hour Ago
Remote or Hybrid
United States
61K-92K Annually
Junior
61K-92K Annually
Junior
Artificial Intelligence • Automotive • Greentech • Information Technology • Machine Learning • Software • Cybersecurity
Execute end-to-end digital advertising across Search, Display, Social, and Video for a 50+ account portfolio. Monitor KPIs, perform keyword research, create ads, troubleshoot and optimize campaigns, produce monthly reports, consult with clients to retain and grow budgets, and maintain required platform certifications. Handle client communications, track actions for audit, and perform limited travel (5%).
Top Skills: CSSFtpGoogle AdsGoogle AnalyticsHTMLHTTPMicrosoft AdvertisingSalesforceSeo

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account