Microsoft Logo

Microsoft

Senior Design Verification Engineer

Posted 4 Days Ago
Be an Early Applicant
In-Office
Mountain View, CA, USA
120K-261K Annually
Senior level
In-Office
Mountain View, CA, USA
120K-261K Annually
Senior level
Design and automate emulation and simulation models; develop verification environments and test suites for block, chip, and system levels; define verification plans with architects; create tests, assertions, scoreboards, and coverage models; debug testbench and emulation failures; build automation (Makefiles/scripts) and participate in CI, code reviews, and cross-functional collaboration.
The summary above was generated by AI
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission. 

  

As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the AI Silicon Engineering (AISiE) SoC Design Verification team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for engineers with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.  

 We are looking for a Senior Design Verification Engineer to join the team. 


#SCHIE 


Responsibilities
  • Buid, validate and automate emulation models with constant improvement in runtime efficiency. Preferred platforms include Zebu and Palladium.  

  • Develop complex verification environments and test suites, including pre-silicon functional verification at the block, chip, and system levels, reference modeling, and post-silicon validation. 

  • Collaborate with architects and design engineers to define verification plans, including strategy, test environments, and requirements for IP/Subsystem/SoC-level verification. 

  • Create and drive comprehensive test plans and develop tests to ensure full feature coverage. 

  • Design and implement technical solutions to address complex design and quality challenges. 

  • Develop verification components such as scoreboards, sequences, constrained random tests, assertions, and functional coverage models. 

  • Triage and debug failures in testbenches, simulations, and emulation environments. 

  • Develop Makefiles and automation scripts to enable scalable and efficient verification flows. 

  • Apply Agile methodologies, including participation in code reviews, sprint planning, and continuous integration practices. 

  • Collaborate effectively with cross-functional teams across multiple sites and geographies


Qualifications

Required Qualifications: 

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience.


Preferred Qualifications: 
 

  • 6+ years of experience in creating emulation and simulation environments, developing tests, and debugging for multiple silicon IP's or systems. 

  • 3+ years’ industry experience of chip and/or computer architecture. 

  • 3+ years industry experience in Verilog, C/C++, and scripting language such as Python, Ruby or Perl 

  • CPU or Graphics core verification experience 

  • Experience with hardware emulation or FPGAs. 

  • In depth knowledge of verification principles, testbenches, stimulus generation, System Verilog, UVM, and coverage closure. 

  • Experience with hardware design for embedded systems. 

  • Firmware development, with secure and non-secure boot flow. 

  • Design experience or ability to write synthesizable code. 

  • Software development experience. 

  • Communication skills. 


Other Requirements: 
Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.  As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.   


Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Microsoft Mountain View, California, USA Office

1065 La Avenida, Mountain View, CA 94043, Mountain View, United States, 94043

Microsoft Palo Alto, California, USA Office

Palo Alto, United States

Microsoft San Francisco, California, USA Office

835 Market Street, Suite 700, San Francisco, CA 94103, San Francisco, United States, 94103

Microsoft San Jose, California, USA Office

San Jose, United States

Microsoft Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

4 Days Ago
In-Office
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead verification of complex PCIe bridge IP flows by defining strategies and test plans, building UVM/SystemVerilog testbenches, applying random-stimulus and coverage-driven techniques, running and debugging simulations, improving verification efficiency and tooling, mentoring team members, and applying generative AI to verification tasks.
Top Skills: Generative AiPciePythonSimulationsSystemverilogUvm
6 Days Ago
In-Office
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead verification of complex fabric interconnects or block-level designs. Define verification strategies and test plans, develop UVM/SystemVerilog environments, run and debug simulations, apply random-stimulus and coverage-driven techniques, improve verification efficiency and tools, apply generative AI to verification, and mentor/coach team members.
Top Skills: AmbaChiCxlGenerative AiPciePythonSystemverilogUvm
24 Days Ago
In-Office
119K-163K Annually
Senior level
119K-163K Annually
Senior level
Artificial Intelligence • Hardware • Automation • Manufacturing
The role involves verifying analog and digital circuits, creating test benches, and applying verification methodologies to ensure product quality. It includes scripting for data processing and collaborating with design teams to resolve issues.
Top Skills: Cadence XceliumPerlPythonSynopsys VcsSystem VerilogUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account