quadric.io Logo

quadric.io

Senior Design Verification Engineer

Reposted 10 Days Ago
Be an Early Applicant
In-Office
Burlingame, CA, USA
110K-270K Annually
Senior level
In-Office
Burlingame, CA, USA
110K-270K Annually
Senior level
The role involves architecting and developing test benches for GPNPU processors, collaborating on verification plans, implementing testbenches, and tracking verification progress using metrics.
The summary above was generated by AI

Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture. Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads in a wide variety of edge and endpoint devices, ranging from battery operated smart-sensor systems to high-performance automotive or autonomous vehicle systems. Unlike other NPUs or neural network accelerators in the industry today that can only accelerate a portion of a machine learning graph, the Quadric GPNPU executes both NN graph code and conventional C++ DSP and control code.

If making an impact and having a seat at the table is important to you, this is the opportunity for you. Join our small, rapidly-growing team at Quadric to develop supercomputer technology designed for the Edge. In this position you will be a core member of our hardware team, reporting to the CTO and will have an opportunity to grow in the company of expert technologists who also happen to be good people you’ll want to spend time with.

Our preference is for a candidate located in the California Bay Area who can regularly collaborate from our Burlingame office.

From time to time, the team and company gather for onsite meetings and offsite events. These in-person moments are an important part of how we build relationships, collaborate effectively, and align on priorities, and participation is expected for all team members.

  • Architect, and develop from scratch, a novel set of test benches for a new generation of GPNPU processors
  • Collaborate with architects, HW & SW designers to document verification test plans
  • Implement testbenches using commercial VIPs and/or internal SW utilities
  • Develop directed/random drivers, assembly or C++ programs to efficiently test the design
  • Use coverage metrics to track and communicate progress on verification

Requirements
  • At least 5 years of experience in design verification for CPU or GPUs.
  • Deep knowledge of leading verification methodologies for CPU or GPU designs.
  • Expertise in either UVM or C/C++ based CPU or GPU verification.
  • Experience in assembly programming and scripting languages like Python.

Benefits
  • At Quadric, we value Integrity, Humility, and Happiness. What we expect from one another is simple and clear: Initiative, Collaboration, and Completion. We are a collaborative team focused on building something extraordinary in the edge computing space. 
    • Competitive salary and meaningful equity
    • Medical, dental, and vision plan options starting on day one
    • 401(k) retirement plan
    • Flexible paid time off (unlimited, non-accrual) to support work-life balance
    • When working in-office, enjoy company-provided lunches and a stocked kitchen
    • Convenient office location within walking distance of the Caltrain station
    • Support for commuting, including monthly parking or Caltrain passes
    • Downtown Burlingame office location, close to shops, cafes, and local amenities
    • A politics-free, highly collaborative environment where talented people can do their best work and make an immediate impact
    • The opportunity to build long-term career relationships in a company that values strong personal connections alongside professional excellence

The base salary range for this position is $110,000 to $270,000. This range reflects the full span of levels and geographies at which Quadric hires for this role. The actual base salary offered will depend on a number of factors, including the specific level of the role, years and depth of relevant experience, technical skills and competencies, the criticality of the role to the business, internal equity, and work location. In addition to base salary, this role is eligible for equity and a discretionary annual performance bonus as applicable to the role and level. 

Quadric also offers the generous benefits package outlined above and other programs designed to support your health and wellbeing.

Founded in 2016 and based in downtown Burlingame, California, Quadric is building the world’s first supercomputer designed for the real-time needs of edge devices. Quadric aims to empower developers in every industry with superpowers to create tomorrow’s technology, today. The company was co-founded by technologists from MIT and Carnegie Mellon, who were previously the technical co-founders of the Bitcoin computing company 21.

Quadric is proud to be an equal opportunity employer. We are committed to creating an inclusive environment where people from all backgrounds can do their best work. We consider all qualified applicants without regard to race, color, religion, sex, gender identity or expression, sexual orientation, national origin, age, disability, veteran status, or any other protected characteristic under applicable law.

If this role resonates with you, we encourage you to apply even if your experience does not perfectly match every qualification. We value potential, curiosity, and a willingness to learn just as much as direct experience. Skills and growth come in many forms, and we would love to hear your story.

By submitting an application, you acknowledge that Quadric will collect and process your personal information as part of the hiring process. Please review our Privacy Policy to understand how we handle your data.

HQ

quadric.io Burlingame, California, USA Office

Burlingame, CA, United States, 94010

Similar Jobs

Yesterday
In-Office or Remote
7 Locations
230K-323K Annually
Senior level
230K-323K Annually
Senior level
Aerospace
Lead verification planning and execution for complex ASIC/SoC digital subsystems. Develop UVM testbenches, reference models, scoreboards, protocol monitors, and assertions. Drive coverage closure, regression health, and verification signoff. Identify corner cases, collaborate across design, systems, DFT, firmware, and physical design, and support emulation, prototyping, and post-silicon debug.
Top Skills: AssertionsBchBeamformingCdcDftDspEmulationFecFormal VerificationHigh-Speed Interface VerificationLdpcPost-Silicon DebugPrototypingRdcRtlSystemverilogUvm
Yesterday
In-Office
San Jose, CA, USA
149K-282K Annually
Senior level
149K-282K Annually
Senior level
Cloud • Information Technology • Internet of Things • Professional Services • Software
Design and maintain block, cluster, and top-level ASIC verification environments. Develop simulation models, test plans, directed and random tests, coverage metrics, and multi-chip simulations. Perform end-to-end verification, debug designs, collaborate with architects, designers, software teams and vendors, and support post-silicon bring-up and performance analysis.
Top Skills: AsicAxiCC++LinuxPciePerlPythonSystemverilogUvm
2 Days Ago
In-Office
Santa Clara, CA, USA
Senior level
Senior level
Software
Lead functional verification for high-performance out-of-order CPU cores. Plan and execute block-to-core verification, develop UVM/SystemVerilog testbenches, write coverage and assertions, create constrained-random and directed tests, debug failures, collaborate with architects and RTL teams, and contribute reusable DV methodology and infrastructure to achieve signoff-quality verification.
Top Skills: AssertionsConstrained-Random VerificationEmulationFormal VerificationFunctional CoverageRisc-VRtlSocSystemverilogUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account