NVIDIA Logo

NVIDIA

Senior DFT Engineer

Posted 5 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
196K-311K Annually
Senior level
In-Office
Santa Clara, CA, USA
196K-311K Annually
Senior level
Responsible for testing methodology, logic insertion, verification, and debugging in DFT. Collaborate on advanced packaging and resolve testing issues.
The summary above was generated by AI

Come be a part of new process technology adoption by joining NVIDIA's Advanced Technology Group! Work as part of the advanced technology team to optimize design tradeoffs and methodology on next generation CMOS technology. We are looking for a Senior DFT Engineer to join our dynamic and growing team! If you are problem solver and highly motivated individual searching for a collaborative and exciting role, join us today. We encourage applicants with a history of proven success working in a multicultural and diverse environment.

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities which are hard to solve, that only we can pursue, and that matter to the world. This is our life’s work, to amplify human inventiveness and intelligence.

What you'll be doing:

  • You will be responsible for all aspects of testing including methodology, logic insertion, verification, test pattern generation, test program bring-up, and complex debug/FA to resolve any issues.

  • Finding the right tradeoffs between test time and the ability to collect necessary data to monitor the health of next generation process nodes.

  • Work as part of the team to design and tapeout advanced packaging vehicles.

  • Assist with finding the root cause of product bring-up testing issues

What we need to see:

  • Hold a BS in Electrical or Computer Engineering or equivalent experience.

  • 12+ years experience in design for test.

  • In-depth knowledge of various test architectures including IEEE1149.1, IEEE1500, SSN scan compression, IOBIST, and memory BIST.

  • Expertise in test logic design verification and pattern generation. This includes developing new flows and enhancing existing flows.

  • Experience in doing ATE test program development and bring-up including spec'ing custom test methods needed for data collection.

  • Hands-on knowledge of industry standard DFT EDA tools.

  • Proficiency in programming and scripting languages, such as Python.

Ways to stand out from the crowd:

  • Experience with DDR and HBM high speed I/O testing.

  • Hands on experience with failure analysis equipment like LVP, photon emission, and ebeam probing.

  • Proficiency with Advantest 93k testers.

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and talented people in the world working for us. If you're creative and autonomous, we want to hear from you.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 196,000 USD - 310,500 USD.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until May 9, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

Similar Jobs

5 Days Ago
In-Office
Saratoga, CA, USA
120K-220K Annually
Senior level
120K-220K Annually
Senior level
Other
The Senior Design-for-Test Engineer will develop DFT strategies for complex SoC designs, ensuring testability from design through manufacturing. Responsibilities include scan chain verification, ATPG lifecycle management, collaboration on physical design, and documentation of DFT methodologies.
Top Skills: Ieee 1500Ieee 1687Jtag/Ieee 1149.1PerlPythonSynopsys Dft CompilerTclTessent
14 Days Ago
In-Office
San Jose, CA, USA
143K-207K Annually
Senior level
143K-207K Annually
Senior level
Artificial Intelligence • Internet of Things • Machine Learning
As a Senior DFT Design Engineer, you will define and implement DFT architectures, perform test logic insertion, collaborate with design teams, and contribute to DFT methodologies.
Top Skills: DftDft MethodologiesDspEda ToolsFpgaPerlRtlSerdesTcl
15 Days Ago
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
As a Senior ASIC Timing Engineer, you will perform timing analysis for GPUs, CPUs, and SoCs, focusing on timing closure, constraints management, and collaboration with other teams to enhance timing flows.
Top Skills: Deep Sub-Micron Process NodesStatic Timing Analysis (Sta)Timing Convergence Tools

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account