Design and implement synthesizable RTL for high-speed SerDes PHY DSP blocks, including equalization and clock-data recovery functions. Define microarchitecture, translate DSP algorithms into RTL, optimize for power, performance, area, and latency, and verify designs. Support ASIC implementation, timing closure, CDC/RDC, DFT integration, silicon bring-up, PHY integration, and system-level debugging.
Team Credo is looking for a Senior Staff PHY RTL Design Engineer to join our mission to transform connectivity at scale. In this role, you will be responsible for the RTL architecture, design, implementation, and verification of advanced SerDes PHY Digital Signal Processing (DSP) blocks used in next-generation networking, AI, data center, and high-performance computing products. The ideal candidate possesses strong digital design fundamentals, hands-on RTL development experience, and a good understanding of high-speed SerDes architecture. This position will be onsite at our San Jose, CA HQ.
Base salary range is $160,000 - $250,000 a year. The base salary offer will depend on factors such as education, experience, training, skills, qualifications, and location. This position is also eligible for a discretionary bonus, equity and a full range of medical and other benefits.
Why Credo
Qualifications
Basic Qualifications
Responsibilities
Benefits
Credo’s mission is to transform connectivity at scale through fast, reliable, and energy-efficient system solutions. Our high-speed copper and optical interconnect products deliver industry-leading power and performance at up to 1.6T to meet the ever-expanding data infrastructure demands of AI.
Our product portfolio includes ZeroFlap (ZF) Active Electrical Cables (AECs) and ZF optical transceivers, OmniConnect memory solutions, and a suite of retimers and DSPs for optical and copper Ethernet and PCIe, all leveraging the PILOT diagnostic and analytics software platform. Credo innovations enable our customers to connect the systems that connect the world.
Credo is committed to creating an inclusive environment for all employees and welcome applicants from diverse backgrounds without regard to race, color, religion, gender, sex, gender identity, sexual orientation, pregnancy, marital status, national origin, ethnicity, genetic information, age, disability, veteran status, or any other legally protected basis. If you have a disability or special need that requires accommodation to navigate our website or complete the application process, email [email protected].
Base salary range is $160,000 - $250,000 a year. The base salary offer will depend on factors such as education, experience, training, skills, qualifications, and location. This position is also eligible for a discretionary bonus, equity and a full range of medical and other benefits.
Why Credo
- Purpose: We invest in what matters. From meaningful-future shaping projects to competitive compensation, we empower you to grow your career while making a lasting impact.
- People: Connection starts within. We collaborate, celebrate wins, and create an environment where everyone can do their best work.
- Possibilities: Our belief shapes what’s next. Our technology powers the most reliable and energy-efficient connections around the world – and our team powers new products and markets that come next.
Qualifications
Basic Qualifications
- BS/MS/PhD in Electrical Engineering, Computer Engineering, or a related field, with eight or more years of digital design experience (or equivalent expertise for senior candidates).
- Strong RTL development skills using SystemVerilog, including fixed-point arithmetic RTL implementation.
- Experience designing high-speed communication or DSP hardware.
- Experience with the ASIC development flow (e.g., Lint, CDC/RDC, synthesis, timing analysis) and familiarity with EDA tools from Synopsys, Cadence, or Siemens.
- Strong debugging and problem-solving skills.
- Experience with high-speed SerDes standards such as PCIe and Ethernet, and an understanding of SerDes receiver and transmitter architectures.
- Understanding of DSP algorithms (e.g., LMS adaptation, timing recovery), with MATLAB or C/C++ modeling experience.
- Familiarity with Python or other scripting languages.
- Knowledge of mixed-signal PHY architecture and analog/digital interfaces, including experience with mixed-signal PHY simulations.
- Experience supporting silicon bring-up and post-silicon validation, with exposure to advanced process nodes (7nm, 5nm, 3nm, or beyond).
Responsibilities
- Define RTL micro-architecture for digital PHY and SerDes DSP functions.
- Develop synthesizable RTL for DSP blocks (FFE, DFE, adaptive equalization, CDR loops), working with system architects and algorithm teams to translate DSP algorithms into RTL.
- Optimize designs for performance, power, area, and latency.
- Verify DSP modules and debug functional issues; support synthesis, timing closure, CDC/RDC analysis, and DFT integration.
- Analyze silicon bring-up data with validation teams to resolve issues, and support PHY integration and system-level debugging.
Benefits
Credo’s mission is to transform connectivity at scale through fast, reliable, and energy-efficient system solutions. Our high-speed copper and optical interconnect products deliver industry-leading power and performance at up to 1.6T to meet the ever-expanding data infrastructure demands of AI.
Our product portfolio includes ZeroFlap (ZF) Active Electrical Cables (AECs) and ZF optical transceivers, OmniConnect memory solutions, and a suite of retimers and DSPs for optical and copper Ethernet and PCIe, all leveraging the PILOT diagnostic and analytics software platform. Credo innovations enable our customers to connect the systems that connect the world.
Credo is committed to creating an inclusive environment for all employees and welcome applicants from diverse backgrounds without regard to race, color, religion, gender, sex, gender identity, sexual orientation, pregnancy, marital status, national origin, ethnicity, genetic information, age, disability, veteran status, or any other legally protected basis. If you have a disability or special need that requires accommodation to navigate our website or complete the application process, email [email protected].
Similar Jobs
Artificial Intelligence • Automotive • Semiconductor
Designs and develops synthesizable RTL for digital ICs, translating architecture into Verilog/SystemVerilog IP blocks and subsystems. Performs linting, CDC, low-power, timing, area, and power analysis; supports synthesis and timing closure. Debugs issues through simulation, emulation, FPGA prototyping, and silicon bring-up. Owns major sub-circuit blocks, investigates model-to-hardware correlation, contributes innovative optimizations, and mentors less experienced engineers.
Top Skills:
CdcFpgaRtlSystemverilogUvmVerilog
Artificial Intelligence • Automotive • Semiconductor
Lead digital ASIC design for high-performance connectivity silicon supporting AI data centers. Responsibilities include SoC microarchitecture, SystemVerilog RTL development, ASIC front-end flows, timing and power optimization, subsystem integration, verification strategy, emulation, FPGA prototyping, and silicon bring-up. The role focuses on DSP pipelines, high-speed datapaths, Ethernet protocols, PHY logic, and advanced process nodes while mentoring engineers and driving technical direction.
Top Skills:
AsicBchCdc/RdcCtleDfeDspEmulationEthernetFecFfeFpga PrototypingLdpcmacOSPcsPhyPnrRsRtlSerdesStaSynthesisSystemverilog
Hardware • Internet of Things
Design and architect digital subsystems for low-power IoT SoCs, implement RTL (SystemVerilog/Verilog), create testbenches and stimulus, manage multi-clock/power domains and timing closure, integrate security features (TrustZone, Secure Boot, PSA L2), and collaborate cross-functionally to deliver silicon to high-volume production.
Top Skills:
AhbApbArm TrustzoneAxiEmbedded ProcessorsObiPsa Certified Level 2PythonSecure BootSoc ArchitectureStatic Timing AnalysisSystemverilogTclTiming ClosureUpfVerilog
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
