Astera Labs Logo

Astera Labs

Senior Embedded Software Engineer - Ethernet Retimers

Posted 7 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
133K-185K Annually
Senior level
In-Office
San Jose, CA, USA
133K-185K Annually
Senior level
Debug and integrate firmware for Ethernet retimers/gearboxes, triage lab and field failures, fix embedded C/C++ firmware, support customer bring-up, and develop features for SERDES, link training, equalization, and diagnostics.
The summary above was generated by AI

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

Astera Labs' Taurus product line includes Ethernet retimers and gearboxes deployed in active electrical cables and in-system applications at the heart of AI infrastructure. As AI clusters scale to tens of thousands of GPUs connected by high-speed Ethernet fabrics, the firmware running on these connectivity devices is mission-critical — and so is the ability to debug it fast when something breaks.

We're looking for a Firmware Engineer who can bridge our system validation team and firmware development organization. When something goes wrong in the lab or in the field, you won't be waiting on others to dig into the firmware. You'll be the person in the room who understands both sides — can pull up the code, identify the problem, and fix it. If you've worked at a networking company, know how Ethernet actually works from the MAC down through the PHY, have debugged real link failures, and have written or modified firmware or low-level drivers, this role was designed for you.

Your primary focus will be debug and system integration. You will be an integral part of the firmware team and work on new feature development, but you will be the point person in the lab helping to unblock other teams — triaging failures, understanding what the firmware is doing, and making targeted fixes without requiring a long handoff loop. Beyond that, you'll contribute to feature development and help bring new products from initial bringup into customer deployment.

Key Responsibilities

  • Debug & System Integration

    • Work directly with the system validation team to debug firmware behavior across different Ethernet configurations, link states, and failure modes
    • Investigate and fix firmware issues in embedded C, leveraging deep understanding of how Layer 1 PHY, SERDES, FEC/PCS, MAC, and retimer components interact
    • Serve as the connective tissue between firmware and system validation teams, triaging issues and driving them to resolution without long handoff loops
  • Customer Bring-Up & Field Support

    • Support customer bring-up and integration activities, including triaging field issues and coordinating fixes with internal teams
    • Partner with field applications engineers to diagnose and resolve deployment issues quickly
  • Firmware Feature Development

    • Contribute to firmware feature development for SERDES configuration, link training, equalization, and diagnostics
    • Partner with SoC, field applications, and platform teams across the full product lifecycle
    • Help bring new Taurus products from initial silicon bringup through customer deployment

Basic Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
  • 5+ years of experience in firmware development or embedded systems engineering
  • Hands-on experience with Ethernet at the system or device level: Layer 1 PHY, SERDES, retimers, gearboxes, NICs, switches, or related devices
  • Solid embedded C/C++ skills and comfort working in a firmware codebase on real hardware
  • Ability to debug across the hardware/software boundary: register accesses, embedded SDKs, link state machines, PHY telemetry, debug print logs
  • Familiarity with Linux development tools: gcc/clang, make, bash, gdb, git
  • Strong communication skills and comfort working in a fast-moving environment where the problem in front of you may not have a clean solution

Preferred Qualifications

  • Experience with switch or NIC management software, SAI, or OpenBMC
  • Knowledge of PMA, FEC, or other PHY-layer subsystems beyond the SERDES
  • Background with retimer or gearbox firmware or SDK/API development
  • Python scripting for debug, test automation, or data analysis
  • Experience with lab equipment: BERT, oscilloscopes, Viavi/Lecroy/Exfo/Keysight/Tektronix or similar
  • Understanding of signal integrity: equalization, jitter, eye diagrams, link margin
  • Prior experience mentoring engineers or leading debug efforts across teams

Salary range is $133,200 to $185,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

HQ

Astera Labs Santa Clara, California, USA Office

Santa Clara, CA, United States, 95054

Similar Jobs

22 Minutes Ago
In-Office
104K-128K Annually
Junior
104K-128K Annually
Junior
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Develop, test, and maintain airplane performance databases and automation tools for Boeing commercial models. Perform takeoff, landing, and enroute performance analysis using SCAP and Enroute software, translate customer requests into database requirements, design and execute test plans, support airline customers on flight-planning data, and champion process and tool improvements.
Top Skills: C#EnrouteFortranPythonScapSource Control
22 Minutes Ago
In-Office
86K-171K Annually
Mid level
86K-171K Annually
Mid level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Boeing is seeking ASIC/FPGA Verification Engineers to develop digital ICs/SoCs, employing UVM and System Verilog for verification, collaborating across teams, and ensuring design integrity through testing and prototyping.
Top Skills: AsicFpgaLinuxMakePerlPythonSystem VerilogUvm
22 Minutes Ago
In-Office
99K-133K Annually
Junior
99K-133K Annually
Junior
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Develop and verify ASIC/FPGA designs, implementing with leading-edge technology, performing tests, and collaborating with cross-functional teams.
Top Skills: AsicFpgaHardware EmulatorsLinuxObject Oriented ProgrammingPerlPythonRevision Control SystemsSystemverilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account