Axiado Logo

Axiado

Senior FPGA Design Engineer

Reposted 17 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
150K-200K Annually
Senior level
In-Office
San Jose, CA, USA
150K-200K Annually
Senior level
The Senior FPGA Design Engineer will engage in RTL design, FPGA simulation, system validation, and debug, collaborating with several teams in a fast-paced environment.
The summary above was generated by AI
Company Description

Axiado is building the future of AIpowered digital infrastructure. We are a fastgrowing, wellfunded silicon, systems, and solutions company pioneering a new category of semiconductor called the Trusted Control/Compute Unit (TCU) that combines advanced hardware security, AIdriven resilience and efficiency, and realtime platform management. Our technology protects the world’s most critical infrastructure—from data centers to nextgeneration cloud and AI platforms—by securing systems at the foundation levels of hardware, independent of host CPUs and operating systems. 

Founded in 2019 and now over 150 employees strong, Axiado has evolved into a recognized leader in the convergence of AI, security, and silicon innovation. We partner with and are actively engaged in commercial programs with multiple Tier 1 industry leaders, validating both our technology and our long-term market trajectory. Axiado has also won numerous industry awards for our ground-breaking products and technological innovations, including being named one of Fast Company’s 2025 Top 10 Most Innovative Companies in Security, winning the 2025 Global InfoSec Award for Outstanding AI Security Solution, and being named a finalist for the Global Semiconductor Alliance’s 2025 “Start-Up to Watch” award. 

At Axiado, developing breakthrough technology takes more than great engineering—it takes a team of exceptional people who collaborate boldly, challenge assumptions, and take pride in building what comes next. We value curiosity, execution, respect, and a shared desire to make a meaningful impact on the security and reliability of the digital world. 

If you’re driven to innovate, energized by hard problems, and excited to help define the future of secure AI infrastructure, we invite you to apply and join us on this journey. 

Job Description

Senior FPGA Design Engineer position is your opportunity to join one of the industry’s leading companies in platform security management and ransomware detection for cloud datacenters, 5G infrastructure and disaggregated compute ecosystems. You should have prior knowledge about RTL design, FPGA prototyping and computer architecture. As the Senior FPGA Design Engineer for Axiado, you will have the opportunity to work in design, verification, debug and system integration. You will work closely with the Architecture, Verification, ASIC Design and Software teams, and report into the Engineering organization. 

Key Responsibilities

  • RTL design for FPGA, including RTL porting, IP integration, closing timing and generating bit streams

  • FPGA simulation setup and testing

  • FPGA system setup, validation and debug

  • Work with SW team to bringup and validate FPGA system product

Qualifications

  • Product experience with FPGAs and related tools such as Vivado and Protocompiler

  • Strong experience in RTL design, especially design for FPGAs

  • Integration of IPs and CPUs for FPGA

  • Experience in RTL simulation testing

  • Experience in bringing up and debugging SW on FPGA systems

  • Familiarity with PCIe, USB, Ethernet, SPI. The following are pluses: ESPI, SGPIO, LTPI

  • Self-driven, good problem solving and communication skills

  • BS or MS (preferred) degree in EE/EECS/CS or equivalent. 

  • At least 5 years of industrial experience

Additional Information

Axiado is committed to attracting, developing, and retaining the highest caliber talent in a diverse and multifaceted environment. We are headquartered in the heart of Silicon Valley, with access to the world's leading research, technology and talent.

We are building an exceptional team to secure every node on the internet. For us, solving real-world problems takes precedence over purely theoretical problems. As a result, we prefer individuals with persistence, intelligence and high curiosity over pedigree alone. Working hard and smart, continuous learning and mutual support are all part of who we are.

Axiado is an Equal Opportunity Employer. Axiado does not discriminate on the basis of race, religion, color, sex, gender identity, sexual orientation, age, non-disqualifying physical or mental disability, national origin, veteran status or any other basis covered by appropriate law. All employment is decided on the basis of qualifications, merit, and business need.

HQ

Axiado San Jose, California, USA Office

1730 North First Street, San Jose, CA, United States, 95112

Similar Jobs

130K-222K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Lead design verification for FPGA/ASIC signal-processing and control systems: plan and build SystemVerilog/UVM/OVM/VHDL self-checking, constrained-random testbenches; develop test plans; collect/analyze coverage; create reusable VIP; lead and mentor DV teams; drive process improvements and execute schedules.
Top Skills: AsicBitbucketC++CadenceFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
21 Days Ago
In-Office or Remote
7 Locations
157K-220K Annually
Senior level
157K-220K Annually
Senior level
Aerospace
Design and verify FPGA-based modem and physical-layer implementations for space communications. Architect RTL for SoC FPGAs, implement DSP/modem functions, develop UVM/self-checking verification, perform timing closure and hardware bring-up, and support radiation-tolerant, high-reliability aerospace designs.
Top Skills: CC++FpgaHilIntel/Altera ToolchainsRtlSimulation ToolsSoc FpgaSystemverilogUvmVerilogVhdlXilinx/Amd Toolchains
14 Days Ago
In-Office
Sunnyvale, CA, USA
Senior level
Senior level
Healthtech • Robotics
Verify FPGA designs for RTL functional correctness on surgical systems. Create test plans, UVM testbenches, constrained-random stimulus, coverage models; debug failures, track bugs, and close coverage with the design team.
Top Skills: Agentic-Ai Automation FrameworksConstrained Random TestingEmulationFormal VerificationFpga PrototypingMl-Assisted FlowsPerlPythonRtlSystemverilogUvmVerilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account