CesiumAstro Logo

CesiumAstro

Senior FPGA Engineer

Posted 4 Days Ago
Be an Early Applicant
In-Office
El Segundo, CA
140K-168K Annually
Senior level
In-Office
El Segundo, CA
140K-168K Annually
Senior level
Designs, verifies, tests, and deploys FPGA circuits and systems at the HDL level for satellites, spacecraft, UAVs, launch vehicles, and aerospace platforms. Work includes high-speed serial interfaces, digital processing cores, multiple clock domains, and management interfaces. The engineer conducts validation, presents design reviews, contributes to proposals, and collaborates with customers and executives. Digital signal processing, board-level hardware design, aerospace qualification, and reliability analysis are desirable.
The summary above was generated by AI
Please Note: To conform with the United States Government Space Technology Export Regulations, the applicant must be a U.S. citizen, lawful permanent resident of the U.S., conditional resident, asylee or refugee (protected individuals as defined by 8 U.S.C. 1324b(a)(3)), or eligible to obtain the required authorizations from the U.S. Department of State.

At CesiumAstro, we are developers and pioneers of out-of-the-box communication systems for satellites, UAVs, launch vehicles, and other space and airborne platforms. We take pride in our dynamic and cross-functional work environment, which allows us to learn, develop, and engage across our organization. If you are looking for hands-on, interactive, and autonomous work, CesiumAstro is the place for you. We are actively seeking passionate, collaborative, energetic, and forward-thinking individuals to join our team.

We are looking to add a Senior FPGA Engineer to our team. If you enjoy working in a startup environment and are passionate about developing leading-edge hardware for satellites, spacecraft, and aerospace systems, we would like to hear from you.
 
In this position, you will be responsible for FPGA circuits and systems through all phases of the development process. The ideal candidate will have experience in FPGA design, verification, test, and deployment at the HDL level. FPGA HDL designs will include high-speed serial interfaces and data streams, digital processing cores, multiple clocks and clock domains, and management interfaces. Testing, validation, and verification will also be central tasks for any FPGA design. Experience in digital signal processing or board-level hardware design is also desirable.
 
The successful candidate will present engineering design review materials to our customers and executive team, as well as participate in proposal-writing efforts. As such, excellent written and verbal communication skills are required.

JOB REQUIREMENTS AND MINIMUM QUALIFICATIONS

  • Bachelor of Science (BS) or Master of Science (MS) degree in Electrical Engineering or Computer Engineering from an accredited university or institution.
  • Minimum of 6 years of industry or university research experience in the design, analysis, and implementation of FPGA systems at the HDL level. 
  • Expertise in FPGA design and verification (Verilog/VHDL, HDL coder, Xilinx’s Vivado, Modelsim, etc.).
  • Hands-on experience with lab instruments such as digital oscilloscopes, spectrum analyzers, RF signal generators, and vector signal analyzers.
  • Excellent written and verbal communication skills.

PREFERRED EXPERIENCE

  • Aerospace design and qualification.
  • Worst-case analysis, failure method and criticality analyses, and reliability analysis.
  • Experience with board-level hardware design.
  • Familiarity with communications systems, such as digital signal processing.

CesiumAstro considers several factors when extending an offer, including but not limited to, the role and associated responsibilities, a candidate’s work experience, education/training, and key skills.  Full-time employment offers include company stock options and a generous benefits package including health, dental, vision, HSA, FSA, life, disability and retirement plans.  
 
CesiumAstro is an Equal Opportunity employer.  All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, disability, protected Veteran Status, or any other characteristic protected by applicable federal, state, or local law.

Please note: CesiumAstro does not accept unsolicited resumes from contract agencies or search firms. Any unsolicited resumes submitted to our website or to CesiumAstro team members will be considered property of CesiumAstro, and we will not be obligated to pay any referral fees.

Similar Jobs

5 Days Ago
In-Office
150K-220K Annually
Senior level
150K-220K Annually
Senior level
Aerospace • Artificial Intelligence • Hardware • Machine Learning • Software • Defense • Manufacturing
Lead end-to-end FPGA architecture, development, verification, integration, and on-orbit support for spacecraft systems. Design high-speed interfaces, digital backplanes, payload data buses, FPGA-to-CPU/SoC architectures, and radiation-tolerant logic. Manage verification plans, documentation, milestones, and cross-team delivery while mentoring engineers. Collaborate with avionics, embedded software, hardware, and test teams throughout the product lifecycle from concept through launch.
Top Skills: AlteraAltium DesignerAmdCC++EccEthernetFpgaFpga SynthesisI2CIntelMac/PhyMicrochipMicrosemiModelsimPciePythonQuestasimSpacewireSpiTcpTmrUartUdpVerilogVhdlXilinx
24 Days Ago
Hybrid
97K-165K Annually
Senior level
97K-165K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Develop and use SystemVerilog/UVM or VHDL verification environments for FPGA and ASIC systems supporting electronic warfare applications. Create constrained-random, self-checking testbenches, test plans, verification IP, and coverage-driven test strategies. Analyze metrics, improve test effectiveness, contribute to verification methodologies, collaborate with distributed engineering teams, and execute multiple projects to schedule. The role is full-time onsite.
Top Skills: AsicCadenceFpgaMentor QuestaOvmSystemverilogUvmVhdl
3 Days Ago
In-Office
Mountain View, CA, USA
165K-267K Annually
Senior level
165K-267K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Leads ASIC and FPGA design and verification across architecture, SystemVerilog implementation, physical design, simulation, timing analysis, coverage, UVM testbenches, prototyping, and hardware integration. The role drives requirements, technology tradeoffs, production design delivery, validation, team execution, stakeholder reporting, and mentoring. Work supports high-integrity electronics for space, aerospace, defense, and other Boeing programs.
Top Skills: Arm IpAsicCvsEthernetFpgaGitJesd204CLinuxLogic AnalyzersMakeOscilloscopesPalladiumPciePerlPythonSocSvnSystemverilogSystemverilog AssertionsUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account