Cerebras Systems Logo

Cerebras Systems

Senior Front End Design Engineer (Microarchitecture)

Reposted 17 Hours Ago
Be an Early Applicant
In-Office
Sunnyvale, CA, USA
250K-300K Annually
Senior level
In-Office
Sunnyvale, CA, USA
250K-300K Annually
Senior level
Design and develop microarchitecture and RTL for wafer-scale AI chips. Lead functional specification, RTL development, synthesis and front-end integration. Collaborate with physical design, verification, DFT, software and systems teams to meet PPA goals. Debug silicon-level functional, timing, and power issues and manage third-party IP and vendor interactions to deliver production silicon.
The summary above was generated by AI

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. Our novel wafer-scale architecture provides the AI compute power of dozens of GPUs on a single chip, with the programming simplicity of a single device. This approach allows Cerebras to deliver industry-leading training and inference speeds and empowers machine learning users to effortlessly run large-scale ML applications, without the hassle of managing hundreds of GPUs or TPUs.  

Cerebras' current customers include top model labs, global enterprises, and cutting-edge AI-native startups. OpenAI recently announced a multi-year partnership with Cerebras, to deploy 750 megawatts of scale, transforming key workloads with ultra high-speed inference. 

Thanks to the groundbreaking wafer-scale architecture, Cerebras Inference offers the fastest Generative AI inference solution in the world, over 10 times faster than GPU-based hyperscale cloud inference services. This order of magnitude increase in speed is transforming the user experience of AI applications, unlocking real-time iteration and increasing intelligence via additional agentic computation.

About The Role
As a senior front-end design engineer, you will be a key part of the world-class team designing and developing the next generations of the Cerebras Wafer Scale Engine (WSE).  This role requires deep expertise in RTL design and integration, with a strong focus on delivering high-performance, power-efficient, and scalable solutions.  You will collaborate closely with the design verification, physical design, software and system teams to bring innovative semiconductor architectures from concept to production, addressing the unique challenges of building WSE systems.
 
Responsibilities
  • Drive all aspects of chip design, including Functional Specification, Micro-architecture, RTL development, Synthesis.
  • Work closely with PD team members for design closure to meet PPA goals.
  • Work closely with Design verification and DFT teams for achieving the best functional and test coverage.
  • Work with software and system teams to understand opportunities to deliver optimal performance and feature set for the product.
  • Debug silicon-level functional, timing, and power issues during bring up.
Requirements
  • Master’s degree in Computer Science, Electrical Engineering, or equivalent.
  • Can work in a hybrid work environment. 
  • 8+ years of experience in delivering complex, high performance high quality RTL designs.
  • Experience with Front End Chip integration and third-party IP integration.
  • Demonstrated experience in networking, high-performance computing, machine learning or related fields.
  • Proven track record of multiple silicon success.
  • Experience collaborating with external vendors.
  • Networking stack experience including TCP/IP, RDMA and Ethernet.
  • Knowledge of PCIe, CPU interfaces and Serdes technology.
  • Working knowledge of scripting tools : Python, TCL.
Assets
  • Experience with FPGA development toolchain, including Place and Route, Floor planning and Timing Analysis is a plus.
  • Experience managing external ASIC vendor through product development cycle.

Location: Sunnyvale, CA

The base salary range for this position is $250,000 to $300,000 annually.  Actual compensation may include bonus and equity, and will be determined based on factors such as experience, skills, and qualifications.


Why Join Cerebras

People who are serious about software make their own hardware. At Cerebras we have built a breakthrough architecture that is unlocking new opportunities for the AI industry. With dozens of model releases and rapid growth, we’ve reached an inflection  point in our business. Members of our team tell us there are five main reasons they joined Cerebras:

  1. Build a breakthrough AI platform beyond the constraints of the GPU.
  2. Publish and open source their cutting-edge AI research.
  3. Work on one of the fastest AI supercomputers in the world.
  4. Enjoy job stability with startup vitality.
  5. Our simple, non-corporate work culture that respects individual beliefs.

Read our blog: Five Reasons to Join Cerebras in 2026.

Apply today and become part of the forefront of groundbreaking advancements in AI!

Cerebras Systems is committed to creating an equal and diverse environment and is proud to be an equal opportunity employer. We celebrate different backgrounds, perspectives, and skills. We believe inclusive teams build better products and companies. We try every day to build a work environment that empowers people to do their best work through continuous learning, growth and support of those around them.

This website or its third-party tools process personal data. For more details, click here to review our CCPA disclosure notice.

HQ

Cerebras Systems Sunnyvale, California, USA Office

1237 E Arques Ave, Sunnyvale, CA, United States, 94085

Similar Jobs

17 Days Ago
In-Office
Sunnyvale, CA, USA
250K-300K Annually
Senior level
250K-300K Annually
Senior level
Artificial Intelligence • Hardware • Software • Semiconductor
Lead microarchitecture and front-end RTL design for wafer-scale AI chips. Define functional specs, develop RTL, integrate IP, collaborate with PD/DFT/software teams, debug silicon bring-up, and meet PPA goals.
Top Skills: Cpu InterfacesDftEthernetFloorplanningFpga Development ToolchainFront End Chip IntegrationPciePhysical DesignPlace And RoutePythonRdmaRtlSerdesSynthesisTclTcp/IpThird-Party Ip IntegrationTiming Analysis
4 Minutes Ago
Easy Apply
Remote or Hybrid
United States
Easy Apply
144K-192K Annually
Senior level
144K-192K Annually
Senior level
eCommerce • Healthtech • Kids + Family • Retail • Social Media
Own integrated go-to-market strategy for Babylist Wishlist, including user research, market sizing, journey mapping, customer value proposition, editorial direction, and cross-channel campaign planning. Partner closely with Product, Brand, Creative, Growth, and Corporate Communications to execute plans, measure performance, remove blockers, and drive measurable Wishlist adoption and growth.
Top Skills: AIChatgptClaude
10 Minutes Ago
Easy Apply
In-Office
Easy Apply
23-35 Annually
Junior
23-35 Annually
Junior
Aerospace • Hardware • Robotics • Software • Manufacturing
Coordinate and track hardware, kits, and builds on the manufacturing floor during the weekend shift. Liaise across teams to ensure parts flow, perform ERP/MES transactions, prioritize work orders, identify part shortages, and communicate status to Production and Material Planning.
Top Skills: ErpInfor LnJIRAMesMS OfficeSlackWms

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account