Intel Logo

Intel

Senior GPU Physical Design Engineer

Posted 15 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
164K-232K Annually
Senior level
In-Office
Santa Clara, CA, USA
164K-232K Annually
Senior level
Implement GPU physical designs from RTL to GDS, including synthesis, floorplanning, placement, routing, clock tree synthesis, timing analysis, verification, and signoff. Optimize power, performance, and area on advanced process nodes while collaborating across teams. Develop physical design methodologies and scripting-based flow automation, address SoC integration and timing closure challenges, and support next-generation graphics products.
The summary above was generated by AI
Job Details:

Job Description: 

The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.


The Role and Impact:

As a GPU Physical Design Engineer, you will play a critical role in the physical implementation of cutting-edge GPU designs from RTL to GDS, ensuring optimal performance, power, and area. You will be responsible for executing key aspects of the physical design flow, including synthesis, place and route, timing analysis, and verification, driving the success of Intel's next-generation graphics products.


Business group:

You will join Intel's Data Center Group (DCG), a team dedicated to creating innovative technologies for data center and enterprise solutions. DCG focuses on delivering high-performance computing systems, enabling Intel's mission to advance data-driven insights and empower businesses worldwide.



The primary responsibilities for this role will include, but are not limited to:


  • Perform physical design implementation of GPU designs, including synthesis, placement, routing, and clock tree synthesis.
  • Conduct verification and signoff tasks, such as static timing analysis, layout verification, and formal equivalence checking.
  • Analyze results and collaborate with cross-functional teams to optimize design for power, frequency, and area.
  • Develop and improve physical design methodologies and flow automation for continuous innovation in GPU physical design.
  • Address GPU development challenges by defining product requirements and implementing tailored methodologies for advanced process nodes.

Qualifications:

Experience listed below would be obtained through a combination of your degree, research and or relevant previous job and or internship experiences.


Minimum Qualifications:

Minimum qualifications are required to be initially considered for this position.


  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field with 6+ years of relevant experience, or Master's degree with 4+ years of experience, or PhD with 2+ years of experience.
  • Experience with ASIC design flows such as floorplanning, synthesis, place and route, and layout verification.
  • Advanced experience in industry-standard tools such as Fusion Compiler, Genus/Innovus, ICC-DP, PrimeTime, StarRC, and Formality.
  • Advanced scripting skills in Tcl, Python, or similar languages for flow automation and optimization.

Minimum Qualifications:

Minimum qualifications are required to be initially considered for this position.


  • Experience with GPU physical design challenges, including SoC integration and timing closure.
  • Background in optimizing power, performance, and area for designs on advanced process nodes.
  • Familiarity with Unix/Linux-based environments and methodologies for tool and flow development.

We are excited to welcome individuals who are passionate about pushing technical boundaries and contributing to the creation of world-class graphics solutions. Join us in driving innovation and shaping the future of computing.

          

Job Type:Experienced Hire

Shift:Shift 1 (United States of America)

Primary Location: US, California, Folsom

Additional Locations:US, California, Santa Clara, US, Oregon, Hillsboro

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of TrustN/ABenefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.



Annual Salary Range for jobs which could be performed in the US: $164,470.00-232,190.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.

*

ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.
HQ

Intel Santa Clara, California, USA Office

Robert Noyce Building, Santa Clara, CA, United States, 95052

Intel Mountain View, California, USA Office

Mountain View, United States

Intel San Jose, California, USA Office

San Jose, United States

Intel Santa Clara, California, USA Office

2200 Mission College Blvd. , Santa Clara, CA, United States, 95054

Intel Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

A Minute Ago
Remote or Hybrid
United States
148K-250K Annually
Expert/Leader
148K-250K Annually
Expert/Leader
Artificial Intelligence • Cloud • Sales • Security • Software • Cybersecurity • Data Privacy
Leads SailPoint’s global corporate communications function, including corporate narrative, media relations, PR campaigns, crisis communications, executive coaching, podcast strategy, partner communications, and measurement. The role manages internal and agency teams, translates complex cybersecurity and AI concepts into compelling stories, supports product launches and company milestones, builds rapid-response capabilities, and advises executives on reputation and communications strategy.
Top Skills: AIAnalytics DashboardsCloud InfrastructureCybersecurityEnterprise SaasIdentity Access ManagementIdentity SecurityMachine LearningMedia Monitoring ToolsMulti-Tenant SaasPodcast Production PlatformsWire ServicesZero-Trust Security
2 Minutes Ago
Remote or Hybrid
USA
163K-272K Annually
Senior level
163K-272K Annually
Senior level
Artificial Intelligence • Healthtech • Machine Learning • Natural Language Processing • Biotech • Pharmaceutical
Owns Pfizer GH&B’s AI-ready Snowflake data warehouse, data architecture, ontologies, governance, quality, lineage, access controls, and production reliability. The role supports AI/ML models, dashboards, and business-critical data applications; establishes testing, release, monitoring, and incident processes; directs contingent technical resources; and aligns business-specific data decisions with enterprise standards. Requires strong SQL, Python, Collibra, data warehousing, unstructured-data architecture, ontology, governance, and stakeholder-influence experience.
Top Skills: Ai/MlAlationCollibraGraph DatabasesMicrosoft PurviewProtégéPythonRdf/OwlSnowflakeSQL
Entry level
Events • Food • Travel • Hospitality • Hotels & Resorts
Supervise overnight hotel security operations, including patrols, emergency response coordination, incident investigations, safety enforcement, and training, scheduling, and oversight of security officers. Provide backup security coverage as needed and promote safe, effective team performance across the hotel premises.

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account