Samsung Semiconductor, Inc. Logo

Samsung Semiconductor, Inc.

Senior Physical Design Engineer

Posted 4 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
138K-206K Annually
Senior level
In-Office
San Jose, CA, USA
138K-206K Annually
Senior level
Own end-to-end physical implementation of memory-centric computing IP and SoC partitions from RTL netlist through GDSII. Drive PPA convergence, timing closure, floorplanning, power delivery, placement, CTS, routing, STA, physical verification, and signoff on advanced process nodes. Collaborate with RTL, verification, foundry, and library teams while automating implementation flows with Tcl, Python, Perl, and AI tools.
The summary above was generated by AI

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. 

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. 

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. 

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future. 

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

The AGI (Artificial General Intelligence) Computing Lab is dedicated to solving the complex system-level challenges posed by the growing demands of future AI/ML workloads. Our team is committed to designing and developing scalable platforms that can effectively handle the computational and memory requirements of these workloads while minimizing energy consumption and maximizing performance. To achieve this goal, we collaborate closely with both hardware and software engineers to identify and address the unique challenges posed by AI/ML workloads and to explore new computing abstractions that can provide a better balance between the hardware and software components of our systems. Additionally, we continuously conduct research and development in emerging technologies and trends across memory, computing, interconnect, and AI/ML, ensuring that our platforms are always equipped to handle the most demanding workloads of the future. By working together as a dedicated and passionate team, we aim to revolutionize the way AI/ML applications are deployed and executed, ultimately contributing to the advancement of AGI in an affordable and sustainable manner. Join us in our passion to shape the future of computing!

Location:  Daily onsite presence at our San Jose, CA office / U.S. headquarters in alignment with our Flexible Work policy.

What You’ll Do

  • Own the physical implementation of memory-centric computing IP and SoC partitions from RTL netlist to GDSII, including synthesis, floorplanning, placement, clock tree synthesis (CTS), and routing.
  • Drive block- and full-chip-level PPA (performance, power, and area) convergence and timing closure across multiple process corners and operating modes.
  • Develop floorplans, power delivery networks, and macro placement strategies for memory controllers, NoC, and high-bandwidth interconnect subsystems.
  • Perform static timing analysis (STA), constraint development, and signoff, resolving setup/hold timing, IR-drop, electromigration, and signal integrity issues.
  • Execute physical verification and signoff (DRC, LVS, antenna, and reliability checks) in collaboration with foundry and standard-cell/memory library teams on advanced process nodes.
  • Collaborate with RTL and verification engineers, providing physical feedback that informs design-for-PPA and floorplan-aware microarchitecture decisions.
  • Make design decisions out of a large design trade-off space across performance, power, thermal, and cost.
  • Develop and automate physical implementation flows and methodologies using Tcl/Python scripting and agentic AI tools and frameworks to improve turnaround time and quality of results.
  • Communicate effectively with stakeholders, including users, partners, and management, to ensure that the designs are delivered on time and within budget.
  • Complete other responsibilities as assigned.

What You Bring

  • Bachelor’s with 5+ years, or Master’s with 3+ years, or PhD's with 0+ years of industry experience.
  • Strong background in digital physical design and VLSI implementation.
  • 5+ years of experience in physical design implementation — synthesis, floorplanning, place-and-route, clock tree synthesis, and timing closure — for complex ASIC/SoC designs.
  • Proficiency with industry-standard EDA tools such as Synopsys Fusion Compiler/ICC2, Cadence Innovus, PrimeTime, and StarRC.
  • Experience with static timing analysis and constraint (SDC) development, low-power design (UPF/CPF), and power, IR-drop, and electromigration analysis.
  • Experience with physical verification (DRC, LVS, antenna) and tapeout on advanced FinFET process nodes.
  • Experience implementing memory controllers, NoC, or high-speed interconnect IP and full-chip SoC integration.
  • Proficiency in scripting (Tcl, Python, or Perl) for physical design flow automation.
  • Experience in AI/ML workloads.
  • Strong analytical and problem-solving skills
  • Excellent communication and interpersonal skills
  • Ability to work independently and as part of a team
  • You’re inclusive, adapting your style to the situation and diverse global norms of our people.
  • An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.
  • You’re collaborative, building relationships, humbly offering support and openly welcoming approaches.
  • Innovative and creative, you proactively explore new ideas and adapt quickly to change.

What We Offer
The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance. 

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.
Enjoy Time Away You’ll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.
Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies.
Prioritize Emotional Wellness With on-demand apps and free confidential therapy sessions, you’ll have support no matter where you are.
Stay Fit Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.
Embrace Flexibility Benefits are best when you have the space to use them. That’s why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range
$138,000$206,000 USD

Equal Opportunity Employment Policy 

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Our Commitment to Innovation and Fairness

At Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically.

Recruiting Agency Policy

We do not accept unsolicited resumes. Only authorized recruitment agencies that have a current and valid agreement with Samsung Semiconductor, Inc. are permitted to submit resumes for any job openings.

Applicant AI Use Policy 

At Samsung Semiconductor, we support innovation and technology. However, to ensure a fair and authentic assessment, we ask that candidates rely on their own knowledge and skills throughout the process. AI tools may be used for basic preparation, grammar, and research, but should not be used to generate or assist with submitted content or live interview responses. If we determine that AI is being used outside these guidelines, we reserve the right to pause or end the interview, and your candidacy may be disqualified.

Trade Secret Notice

By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.


Applicant Privacy Policy
https://semiconductor.samsung.com/about-us/careers/us/privacy/

HQ

Samsung Semiconductor, Inc. San Jose, California, USA Office

San Jose, CA, United States

Samsung Semiconductor, Inc. Milpitas, California, USA Office

Milpitas, United States

Samsung Semiconductor, Inc. Santa Clara, California, USA Office

Santa Clara, United States

Similar Jobs

4 Days Ago
In-Office or Remote
2 Locations
Senior level
Senior level
Software
Supports ASIC digital hardware specification, physical design, implementation, verification, and release management. Performs synthesis, floorplanning, placement, routing, clock-tree synthesis, timing and power analysis, third-party IP integration, and troubleshooting. Improves processes and tools, maintains quality standards, manages hardware and software evolution documentation, allocates project resources, provides technical guidance, and coordinates technical requirements with customers and suppliers.
Top Skills: Cadence InnovusCmosMentor Graphics OlympusPerlPower AnalysisPythonStatic Timing Analysis (Sta)Synopsys Ic CompilerTclTsmc 3NmTsmc 5NmVerilog Hdl
7 Days Ago
In-Office
Mountain View, CA, USA
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead end-to-end physical design for large SoC blocks from synthesis through GDS, including clock construction/CTS, timing signoff, physical verification, EMIR, formal equivalence, and low-power verification. Drive methodology and toolflow improvements, coordinate with CAD/RTL/DFT/architecture/power teams, and own PD execution and cross-team communication to meet production tape-out and PPA goals.
Top Skills: CadClock Tree Synthesis (Cts)DftEmirExtractionFloorplanningFormal EquivalenceGdsLow-Power VerificationPd FlowPhysical VerificationPlace-And-RoutePower And Performance AnalysisRtlSynthesisTiming AnalysisTiming Signoff
10 Days Ago
In-Office
Mountain View, CA, USA
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead end-to-end physical design for large SoC blocks from RTL to GDS, including synthesis, floorplanning, place-and-route, timing signoff, physical verification, EM/IR, formal equivalence, CTS and low-power verification. Drive methodology and tool improvements, coordinate cross-functional teams (CAD, RTL, DFT, architecture, power/performance, foundry), and deliver data-driven optimizations to meet performance, power, area, quality, and schedule goals.
Top Skills: CadClock ConstructionClock Tree Synthesis (Cts)Emir (Em/Ir Signoff)Formal EquivalenceGds (Gdsii)Low-Power Design MethodologyLow-Power VerificationPd FlowPhysical VerificationPlace-And-RouteRtlSynthesisTiming Signoff

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account