EnCharge AI Logo

EnCharge AI

Senior Physical Design Engineer

Reposted 7 Days Ago
Remote
Hiring Remotely in United States
10-10 Annually
Senior level
Remote
Hiring Remotely in United States
10-10 Annually
Senior level
Seeking a Senior Physical Design Engineer with expertise in chip-level implementation, EDA tools, and low-power design to enhance AI hardware capabilities.
The summary above was generated by AI

EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems.

About the Role

We are seeking a highly experienced Senior Physical Design Engineer with a strong background in chip-level implementation and EDA tools. The ideal candidate will have deep expertise in physical design, timing closure, and low-power design.

Qualifications

  • 10+ years of experience in physical design (excluding other areas such as logic design or CAD).

  • Strong understanding of EDA implementation for chip design, with hands-on experience in Cadence tools (must-have).

  • Strong knowledge of timing concepts and timing closure techniques for chip design.

  • Experience with both top-level and block-level physical design is required; experience with hierarchical floorplanning is a plus.

  • Proficiency in low-power design concepts and debugging is necessary.

  • Experience with EM/IR checks, debugging, and issue resolution, including power grid verification, is required.

  • Strong scripting skills in TCL or Python for automation are important.

  • Understanding of process concepts is needed for physical verification as part of routing tasks.

  • Experience with physical design methodology and flow setup is preferred; this role will involve advanced flow evaluations.

  • Additional experience in areas such as PDK management or foundry tapeout processes is a plus,


HQ

EnCharge AI Santa Clara, California, USA Office

4500 Great American Parkway, Suite 230, Santa Clara, CA, United States, 95054

Similar Jobs

7 Days Ago
In-Office or Remote
7 Locations
230K-323K Annually
Senior level
230K-323K Annually
Senior level
Aerospace
Lead RTL-to-GDS physical implementation of SoCs for space applications, perform signoff closure (STA, PV, LEC, EM/IR), debug timing, integrate mixed-signal verification, develop PV runsets and flow automation, implement DFT, collaborate with front-end and analog teams, interface with foundries, and support post-silicon validation.
Top Skills: 3D PackagingAdvanced Process Nodes (16Nm And Below)CadenceChipletsDesign For Test (Dft)Electromigration/Ir Analysis (Em/Ir)Erc)High-Speed Digital Design (>1Ghz)Logic Equivalence Checking (Lec)LvsMakefilesPhysical Verification (DrcPythonRadiation-Hardened Design MethodologiesRtl-To-Gds FlowSiemens (Mentor)Static Timing Analysis (Sta)SynopsysTcl
15 Days Ago
Remote
United States
170K-250K Annually
Senior level
170K-250K Annually
Senior level
Defense • Manufacturing
Lead full physical design flow for complex SoC blocks and top-level integration from synthesis to GDSII. Drive timing closure, PPA optimization, physical sign-off (DRC/LVS, IR drop, EM), ECOs and tapeout. Collaborate with front-end, verification, DFT, packaging teams and external vendors, develop automation and methodology, and support products through production and spaceflight.
Top Skills: 2.5D Packaging3D PackagingCadence InnovusChip-Package Co-DesignCpfCtsDftDrcEco ImplementationEm AnalysisFinfetFloorplanningFusion CompilerGate-All-AroundGdsiiIr Drop AnalysisLvsPhysical VerificationPlace And RouteScripting/AutomationStaSynopsys Icc2SynthesisTsmc Sign-OffUpf
22 Days Ago
In-Office or Remote
2 Locations
147K-278K Annually
Senior level
147K-278K Annually
Senior level
Cloud • Information Technology • Internet of Things • Professional Services • Software
Lead RTL-to-GDSII physical implementation for advanced nodes (sub-16nm to 3nm). Define floorplanning, place-and-route, clock/power distribution, STA sign-offs, timing ECOs, and tool/flow improvements while collaborating with RTL, DFT, and EDA vendors.
Top Skills: CalibreGdsiiInnovusPegasusPrimetimePythonRedhawkStatic Timing Analysis (Sta)TempusTweakerVoltus

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account