Graphcore Logo

Graphcore

Senior Post Silicon Validation Engineer (Bringup)

Posted An Hour Ago
Be an Early Applicant
Hybrid
Austin, TX
157K-212K Annually
Senior level
Hybrid
Austin, TX
157K-212K Annually
Senior level
Lead post-silicon validation of advanced AI chips and platforms, including bare-metal C/C++ test development, first-silicon bring-up, debugging, and Python-based automated regression frameworks. Analyze failures, improve validation infrastructure and methodologies, collaborate across engineering teams, provide architectural feedback, and mentor engineers. Support software, firmware, production test, characterization, and new product introduction activities.
The summary above was generated by AI

Senior Post Silicon Validation Engineer (Bringup)

Salary $156,500 - $211,700 + Phantom Equity + Benefits 

Graphcore is a globally recognised leader in Artificial Intelligence computing systems. The company designs advanced semiconductors and data centre hardware that provide the specialised processing power needed to drive AI innovation, while delivering the efficiency required to support its broader adoption.  

As part of the SoftBank Group, Graphcore is a member of an elite family of companies responsible for some of the world’s most transformative technologies. We are opening a new AI Engineering Campus in Austin which will play a central role in Graphcore's work building the future of AI computing.  

We are looking to hire Post-Silicon Validation Engineers to join our collaborative, cross-functional development team validating cutting edge, high performance AI chips and platforms. You will play a critical role in supporting new product introductions and post-silicon validation. Working within the Post-Silicon Validation team, you will be involved with bringing first silicon to life, functionally validating it and working closely with many other teams to help it become a fully characterised and working product, reporting project status/progress to program management on a regular basis. You will have the opportunity to, and be responsible for, leading, mentoring, and providing technical guidance to other engineering team members. In this role, you can leverage your experience and industry knowledge to architect and drive implementation of continuous improvements to test infrastructure and processes. 

The Post-Silicon Validation team sits within the Architecture and Validation team, we are responsible for validation of new silicon when it returns from manufacture, enabling and supporting the production SW and FW teams to bring up their software and also supporting the Silicon Characterisation team.  

Responsibilities and Duties 

  • Plan, design, develop and debug silicon validation tests in bare metal C/C++ on FPGA/Emulator prior to first silicon 
  • Deploy silicon validation tests on first silicon and debugging them 
  • Develop automated test framework and regression test suites in Python to optimize validation efficiency 
  • Collaborate closely with engineers from many other disciplines on a variety of topics 
  • Work with Validation and Production Test engineering peers to implement best practices and continuous improvements to test methodologies 
  • Analyse test results, identify and debug failures/defects 
  • Contribute to shared test and validation infrastructure 
  • Provide feedback to architects 

Essential skills: 

  • Strong experience in Bare metal / embedded C/C++ 
  • Good knowledge of digital ASICs
  • Be highly motivated, a self starter, and a team player  
  • Ability to work across teams and programming languages to find root causes of deep and complex issues 
  • Experience of the post-silicon validation process applied in digital ASIC environments 
  • Python, Linux 
  • Excellent communication skills and the ability to collaborate with others to solve problems
  • Excellent problem-solving, analytical & diagnostic skills 

  Desirable skills: 

  • Driver level experience with one or more of the following is highly desirable: 
    • PCIe 
    • Ethernet 
    • Memory technologies (LPDDR, DDR, HBM, …) 
    • Other peripherals such as I2C, I3C, SPI, … 
  • Good knowledge of mixed-signal building blocks such as PLLs, high speed PHYs and IC control/communication protocols is highly desirable
  • Experience of Arm CPUs, System IP and debug tools
  • Experience of AMBA protocols
  • Understanding of ML applications and their workloads
  • Experience in Characterization, Failure Analysis, Test Development, Statistical analysis, and Customer Support 

Benefits:

In addition to a competitive salary, Graphcore offers a competitive benefits package. We welcome people of different backgrounds and experiences; we’re committed to building an inclusive work environment that makes Graphcore a great home for everyone. We offer an equal opportunity process and understand that there are visible and invisible differences in all of us. We can provide a flexible approach to interview and encourage you to chat to us if you require any reasonable adjustments. 

Similar Jobs at Graphcore

An Hour Ago
Hybrid
Entry level
Entry level
Artificial Intelligence • Semiconductor
Manage supplier quality across Graphcore’s global high-tech manufacturing supply chain. Responsibilities include APQP, FMEA, control plans, quality planning, supplier NPI readiness, production metric analysis, root-cause analysis, personnel training, SOP development, and Kaizen-driven process improvement. The role partners with engineering leaders, factory operators, and suppliers to ensure production readiness, continuous improvement, and conformance to customer and internal quality standards.
Top Skills: 5-Why8DApqpControl PlansFmeaIso AuditingKaizenLeanSix SigmaSpc
Expert/Leader
Artificial Intelligence • Semiconductor
Lead a multi-site team responsible for functional post-silicon validation of AI SoCs and platforms. Plan and debug bare-metal C/C++ tests, deploy validation on first silicon, build Python automation and regression frameworks, analyze failures, improve test infrastructure, collaborate across hardware, firmware, software, and systems teams, and provide technical guidance and feedback to architects.
Top Skills: AmbaArm CpusAsicCC++DdrEthernetFpgaHbmHigh-Speed PhysI2CI3CLinuxLpddrPciePllsPythonSocSpi
An Hour Ago
Hybrid
Expert/Leader
Expert/Leader
Artificial Intelligence • Semiconductor
Develop system-level diagnostics and stress-testing software for next-generation AI SoCs. Extend Arm diagnostics technologies, build validation utilities, automate testing across server and rack-scale environments, and identify hardware failures involving CPUs, memory, accelerators, PCIe, firmware, and other platform components. Collaborate with hardware, firmware, and validation teams to improve observability, fault isolation, silicon bring-up, reliability, and performance characterization across multiple platforms and silicon revisions.
Top Skills: ArmBmcCC++DdrHbmLinuxNumaPciePythonRas

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account