Renesas Electronics Logo

Renesas Electronics

Senior Principal Design Verification Engineer

Posted One Month Ago
Be an Early Applicant
Hybrid
Plano, TX
Senior level
Hybrid
Plano, TX
Senior level
Leads mixed-signal verification for automotive PMIC products, designing RNM and AMS environments, developing verification strategies, and managing RTL, gate-level, timing, power, and PVT simulations. Debugs analog and digital interactions, supports automotive safety compliance, and collaborates with design, ATE, application engineering, and silicon validation teams. The role also mentors engineers, improves verification methodologies and infrastructure, and evaluates emerging and AI-based verification technologies.
The summary above was generated by AI
Job Description

Position Overview

Renesas is seeking an experienced Principal Verification Engineer to lead the verification efforts for our Automotive PMIC (Power Management Integrated Circuit) product line. This role combines deep expertise in mixed-signal verification methodology with strong leadership capabilities to mentor junior engineers and drive verification strategy across multiple product platforms. The ideal candidate will have comprehensive knowledge of analog, digital, and mixed-signal verification techniques, combined with hands-on experience debugging complex automotive power management systems.

Key Responsibilities

• Design and architect mixed-signal verification environments, including Real Number Model (RNM) and AMS (Analog Mixed Signal) model integration for PMIC designs

• Develop and implement comprehensive verification plans and strategies for automotive PMIC products, ensuring compliance with automotive safety standards (ISO 26262, AEC-Q200)

• Set up and optimize Gate-Level Simulation (GLS) flows, correlating with RTL simulation results to identify and resolve discrepancies

• Lead debugging activities for complex analog blocks including switched-mode regulators, Linear Dropout (LDO) regulators, and mixed-signal interfaces

• Conduct in-depth RTL and Gate-Level simulations, analyzing timing, power, and functional correctness across process, voltage, and temperature (PVT) corners

• Collaborate closely with cross-functional teams: Design, Application Engineering, ATE (Automatic Test Equipment), and Silicon Validation to ensure seamless verification handoffs

• Mentor and lead junior verification engineers, defining best practices and establishing verification methodologies

• Troubleshoot and debug complex design issues involving interactions between analog and digital domains using simulation and measurement techniques

• Drive continuous improvement of verification tools, methodologies, and infrastructure, evaluating emerging verification technologies and AI-based solutions

• Create and maintain comprehensive verification documentation, test plans, and coverage

Qualifications

• MS or PhD in Electrical Engineering, Computer Engineering, or related

• 12+ years of experience in mixed-signal or analog circuit verification

• Deep understanding of all aspects of mixed-signal verification environment architecture and implementation

• Hands-on experience with Real Number Model (RNM) and AMS (Analog Mixed Signal) model integration

• Proficiency in RTL and behavioral simulation tools (e.g., Spectre, Xcelium)

• Strong understanding of Gate-Level Simulation (GLS) flows and ability to set up and debug GLS simulations

• Proven expertise debugging both analog blocks (switched-mode regulators, LDO, bandgap, reference circuits) and digital RTL

• Experience with automotive PMIC or power management IC design and verification

• Proficiency in Verilog, SystemVerilog, and/or SPICE-based languages

• Solid understanding of verification methodologies: UVM, assertions, coverage-driven verification

• Experience interfacing with multiple verification domains: functional, post-silicon, ATE test correlation

• Excellent problem-solving and debugging skills with strong analytical mindset

• Leadership and mentoring experienc

Additional Information

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Renesas Electronics Milpitas, California, USA Office

Milpitas, United States

Renesas Electronics San Jose, California, USA Office

San Jose, United States

Renesas Electronics Santa Clara, California, USA Office

Santa Clara, United States

Similar Jobs

130K-222K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Leads FPGA design verification for electronic warfare systems by architecting SystemVerilog/UVM or VHDL testbenches, developing constrained-random test plans, analyzing coverage, creating reusable verification IP, and improving verification methodologies. The role leads small to medium teams, mentors junior engineers, manages schedules and task completion, and collaborates with distributed engineering teams. Work is full-time onsite and requires a current Secret clearance or eligibility to obtain one.
Top Skills: AsicBitbucketC++CadenceFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl
3 Days Ago
In-Office
Mountain View, CA, USA
166K-331K Annually
Senior level
166K-331K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Architect and lead pre-silicon and post-silicon verification for Microsoft AI accelerator SoCs. Develop verification environments, test plans, reference models, scoreboards, assertions, coverage, constraints, and scalable scripts. Drive security verification covering secure boot, root of trust, isolation, privilege, debug, recovery, and confidential computing. Collaborate with architecture, RTL, firmware, platform, security, and product teams to debug failures and achieve silicon signoff.
Top Skills: Ai AcceleratorsConfidential ComputingCryptographyEmulationHardware SecurityMakefilesRoot Of TrustRtlSecure BootSimulationSocTrusted Execution Environments
130K-222K Annually
Senior level
Aerospace • Hardware • Information Technology • Security • Software • Cybersecurity • Defense
Leads FPGA design verification for electronic warfare systems by architecting SystemVerilog, UVM, OVM, and VHDL testbenches; developing constrained-random test plans; analyzing coverage; creating reusable verification IP; improving methodologies; and mentoring or leading verification teams. The role requires collaboration across sites, schedule and task management, and onsite work.
Top Skills: AsicBitbucketC++CadenceFpgaGitJavaJIRAMatlabMentor QuestaOvmPerlPythonSimulinkSystemverilogUvmVhdl

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account