NVIDIA Logo

NVIDIA

Senior Signal and Power Integrity Engineer - Hardware

Reposted One Month Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
168K-311K Annually
Senior level
In-Office
Santa Clara, CA, USA
168K-311K Annually
Senior level
Lead signal and power integrity analysis for high-speed systems: develop SI solutions, run 3D/2.5D/2D EM and system-level simulations, correlate models with lab measurements, create board/substrate SI guidelines, automate simulations and data visualization, and collaborate across package/PCB/ASIC design teams.
The summary above was generated by AI

We are now looking for a Senior Signal & Power Integrity Engineer!

NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work, to amplify human imagination and intelligence. This is a dynamic team working with state of the art, unique technology. If you are someone that loves a challenge, come join this diverse team and help move the needle!

What you'll be doing:

  • Work on crafting creative Signal Integrity solutions to complex system design problems.

  • Modeling and Optimization of vias, connectors, sockets, breakouts and various system components in 3D EM tools.

  • System-level signal integrity simulations of high-speed NVlink 200Gbs+, USB-4, PCIe5, GDDR6, LP5X and other interfaces.

  • Constant improvements of SI models using data from lab measurements and/or modelling tool/methodology updates.

  • Substrate and board layout SI guidelines creation, review and post layout SI extractions.

  • Simulation automation, data gathering, analysis and visualization using JMP, MATLAB or similar tools.

  • Opportunity to work in a dynamic cross-functional role to optimize package, PCB, ASIC, mixed signal circuit.

What we need to see:

  • BS/MS-Electrical Engineering or equivalent experience with 6+ years of industry experience.

  • Strong technical background in applied electromagnatics, transmission line theory and signal processing will be highly valued.

  • SI work on one or more signaling standards like PCI express, USB, SATA, HDMI, HBM, DDR5, GDDR6, LPDDR5X, etc.

  • Hands on use of 3-D modeling tools like ANSYS HFSS/Q3D, 2.5-D with ANSYS SIWAVE or similar and 2D such as Ansys2D.

  • Familiarity with a system level timing or loss budget including silicon, package and board impairments.

  • Familiarity with use of VNA, TDR, DSO, ParBERT and use of tools/applications like ADS, Ansys Designer, JMP, Matlab, Cadence Allegro will be a plus.

Ways to stand out from the crowd:

  • Experience in interconnect electromagnetic model design for 200Gbps systems, particularly in backplane and midplane architectures. Hands-on expertise in characterizing and correlating high-speed connectors and cable assemblies in the lab (including using VNA).

  • Strong understanding of stamping, plating, and molding processes to effectively collaborate with mechanical and industrial engineers on design trade-offs. Knowledge of characterizing new LCP materials to develop accurate electrical component libraries.

  • Ability to conduct statistical analysis of connectors, cables, and cable assemblies to assess performance at production sites, enhancing data-driven decision-making.

  • Proficiency in analyzing connector product specifications including mechanical,  environmental, electrical and SI testing requirements.

  • Knowledge of circuit design, board/pkg technology & design, link architecture, timing budget methodologies.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until July 20, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

2 Days Ago
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Designs and optimizes signal and power integrity solutions for high-speed systems, including NVLink, PCIe, USB4, DDR, and GDDR interfaces. Responsibilities include 3D electromagnetic modeling, system-level simulations, SI model improvement, substrate and board layout guideline development, post-layout extraction, and simulation automation. The role also involves lab characterization using VNA, TDR, DSO, and related tools, plus cross-functional optimization of packages, PCBs, ASICs, and mixed-signal circuits.
Top Skills: 3D Em SimulationAdsAnsys DesignerAnsys HfssAnsys Q3DAnsys SiwaveAnsys2DCadence AllegroDdr5DsoElectromagnetic ModelingGddr6HbmHdmiJmpLpddr5XMatlabNvlinkParbertPcie 5Power Integrity AnalysisSataSignal Integrity AnalysisTdrUsb4Vna
16 Hours Ago
In-Office
San Jose, CA, USA
110K-175K Annually
Senior level
110K-175K Annually
Senior level
Information Technology • Semiconductor • Industrial
Develops signal and power integrity solutions for next-generation SSDs, including controller package and PCB design. Responsibilities include pre- and post-layout simulation, stack-up and routing definition, design reviews, lab validation, measurement correlation, debugging, root-cause analysis, documentation, cross-functional collaboration, customer escalations, and mentoring engineers. The role focuses on high-speed PCIe, DDR, NAND, and power delivery networks.
Top Skills: 2D/3D Em SimulationAdsAllegroDdr4/5HdiHfssHspiceIbisLpddr4/4XNvioOnfi NandOscilloscopePcbPcie Gen 4/5/6PdnS-ParametersSigritySiwaveTdrVna
12 Minutes Ago
Hybrid
San Francisco, CA, USA
118K-155K Annually
Mid level
118K-155K Annually
Mid level
Artificial Intelligence • Healthtech • Professional Services • Analytics • Consulting
Supports pharmaceutical consulting projects by analyzing quantitative and qualitative data, developing strategic insights, coordinating workstreams, managing timelines, and creating client deliverables. Collaborates with clients, internal teams, and leadership to solve ambiguous business challenges across Commercial and R&D. Contributes to strategic recommendations, project execution, internal initiatives, and team culture while applying industry trends, business acumen, and cross-functional problem-solving skills.

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account