Microsoft Logo

Microsoft

Senior Silicon Engineer

Reposted 2 Days Ago
Be an Early Applicant
In-Office
Mountain View, CA, USA
120K-261K Annually
Senior level
In-Office
Mountain View, CA, USA
120K-261K Annually
Senior level
Design, verify, and validate analog circuit components for SerDes interface IP (PLL, clock distribution, transmit/receive macros). Perform mixed-signal and post-layout verification, generate timing models, coordinate with layout designers, ensure behavioral model accuracy, and support calibration and post-silicon validation.
The summary above was generated by AI
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for a Senior Silicon Engineer to help achieve that mission. 

  

As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the Interface IP Team team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for a Senior Silicon Engineer with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.  


We are looking for a Senior Silicon Engineer to join the team. 




Responsibilities
  • Design and verify analog circuit components for custom SerDes interface IP (e.g. PLL, Clock Distribution, Transmit and Receive Macros).
  • Mixed Signal Validation of blocks to validate calibration functionality end-to-end.
  • Generate timing models for analog interfaces to digital blocks.
  • Simulation, post-layout verification & co-ordination with layout designers and other engineers on the macro.
  • Co-ordinate with designers to ensure behavioral model accuracy.
 

Qualifications

Required Qualifications:

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience.

Other Requirements: 

  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter. 
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.  As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable. 

Preferred Qualifications: 
 

  • MS in Electrical Engineering or PhD in Electrical Engineering.
  • 7+ years with MS EE and 5+ years with PhD in Electrical Engineering.
  • Experience with deep sub-micron nodes and hands on layout optimization experience.
  • Ability to review DV waveforms and debug calibration related issues.
  • Experienced with behavioural modeling (System Verilog, LEC).
  • Post silicon validation.
  • Python, Perl & other scripting languages for post silicon validation.
  • Analog Behavioural Modeling of PLL Components. 

#SCHIE 


Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Microsoft Mountain View, California, USA Office

1065 La Avenida, Mountain View, CA 94043, Mountain View, United States, 94043

Microsoft Palo Alto, California, USA Office

Palo Alto, United States

Microsoft San Francisco, California, USA Office

835 Market Street, Suite 700, San Francisco, CA 94103, San Francisco, United States, 94103

Microsoft San Jose, California, USA Office

San Jose, United States

Microsoft Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

3 Days Ago
In-Office
Senior level
Senior level
Artificial Intelligence • Cloud • Hardware • Software • Semiconductor
Leads advanced semiconductor signoff methodology development, customer enablement, product deployment, and technical investigations for timing, power, signal integrity, ECO closure, and physical implementation. Collaborates with customers, R&D, and field engineering teams to resolve design closure challenges, qualify advanced-node flows, support tapeouts, validate product enhancements, and influence roadmap direction. Provides technical leadership for strategic engagements, customer escalations, methodology collateral, and engineering mentorship.
Top Skills: Ai-Assisted Design ClosureBoundary ModelsCadence InnovusCadence TempusCrosstalk AnalysisEngineering Change Order (Eco) ClosureFusion Compiler (Fc)Glitch AnalysisHierarchical Timing FlowsIccMulti-Mode Multi-Corner (Mmmc) Timing AnalysisParasitic AnalysisPower OptimizationPrimetimeRc ExtractionSignal IntegritySpice CorrelationStatic Timing Analysis (Sta)Statistical Timing AnalysisTempus Eco/Tweaker
4 Days Ago
In-Office
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Develop and maintain low-level firmware for custom silicon across the full lifecycle, including architecture, hardware/firmware co-design, bring-up, power management, security, peripheral initialization, integration, validation, debugging, packaging, and production release. Collaborate with hardware, software, validation teams, and IP providers; build automation and tooling; support CI/CD, Agile delivery, technical workstreams, and mentoring.
Top Skills: Azure DevopsCC++Ci/CdCxlDdrDevOpsFormal VerificationFpga PrototypingHardware EmulationI2CJtagLogic AnalyzersModel CheckingPcieProperty-Based TestingPythonRtl SimulationRtosSpiSwdTrace ToolsUsb
Senior level
Aerospace • Other
Lead digital ASIC verification at block and system level: write and execute test plans, develop test harnesses and regressions, close coverage, support pre-silicon verification, chip bring-up and post-silicon validation, and collaborate with cross-disciplinary teams to verify complex digital designs.
Top Skills: Code CoverageConstrained Random VerificationFunctional CoverageOvmPythonRtl DesignTestbench DevelopmentUvmVmm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account