Marvell Technology Logo

Marvell Technology

Senior Staff Analog and Mixed-Signal IC Design Engineer

Posted Yesterday
Be an Early Applicant
In-Office
Irvine, CA
150K-221K Annually
Senior level
In-Office
Irvine, CA
150K-221K Annually
Senior level
Design and verify mixed-signal analog circuits (PLL, DLL, ADC/DAC, TX/RX, CDRs, regulators, amplifiers) for CMOS transceiver/SERDES products. Perform SPICE/Spectre/MATLAB simulations, carry out nanometer layout and physical design supervision, lab characterization and debug, generate design documentation, and collaborate with SoC/digital teams and customers/FAEs.
The summary above was generated by AI

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

As an Analog IC Design Senior Staff Engineer with Marvell, you’ll be a member of the Central Engineering business group. If you picture Marvell as a wheel, Central Engineering is the center hub providing IP to be used by all the other spokes on that wheel, including Automotive, Storage, Security, and Networking. You’ll be part of a small analog team making a big impact on this organization. Additionally, Marvell has the perfect size and scale for you to learn several aspects of engineering that will be new to you, but also have the time and freedom to dive deep into the details of your specialization on most projects.

What You Can Expect

  • Seeking a Mixed Signal designer to be part of a key team designing highly sophisticated CMOS transceiver/SERDES products.
  • Responsibilities would span architectural investigations and implementation for circuits such as PLL, DLL, ADC, regulators, amplifiers, TX, RX, CDRs etc. to meet key performance targets and performing design verification using industry standard tools such as SPICE, Spectre, MATLAB etc.

What We're Looking For

  • Strong knowledge on the deep sub-micron CMOS technologies.
  • Hands-on experience in designing mixed signal circuits including ADCs, DACs, RX, TX, PLLs, Filters, Bandgap bias circuits, regulators, and other analog circuits.
  • Knowledge and Experience on low power and high-speed design techniques.
  • Excellent problem solving and analytical skills are essential.
  • Strong knowledge on IC design CAD tools such as Spectre, Spice, Matlab, Hsim, Verilog, etc.
  • Lab testing skills to evaluate the prototype unit to the design specification.
  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 5-10 years of related professional experience.
  • Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3-5years of experience.
  • Part of a key team designing highly sophisticated CMOS transceiver/SERDES products.
  • Responsibilities would span architectural investigations and implementation for circuits such as PLL, DLL, ADC, regulators, amplifiers, TX, RX, CDRs etc.
  • To meet key performance targets and performing design verification using industry standard tools such as SPICE, Spectre, MATLAB etc.
  • Carrying out layout activities in nanometric technologies and be able to supervise physical design.
  • Able to work in the lab independently or with test engineers to characterize, debug and validate designs.
  • Would be required to generate design related documents, application specifications etc. and may support customers and FAEs as needed.
  • May be required to interface with digital and SOC teams to facilitate design integration and cross-functional verifications.

Expected Base Pay Range (USD)

149,500 - 221,220, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-TD1
HQ

Marvell Technology Santa Clara, California, USA Office

5488 Marvell Ln, Santa Clara, CA, United States, 95054

Similar Jobs

9 Minutes Ago
In-Office
San Jose, CA, USA
208K-364K Annually
Expert/Leader
208K-364K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead LPDDR-based module architecture and system-level optimization for AI inference at the edge. Analyze system architectures with modeling, simulation, and prototypes, identify bottlenecks with customers, define DRAM features to boost AI performance, lead pathfinding, and mentor junior engineers.
Top Skills: 3D PackagingAi FrameworksAsicDramJedecLpddrMemory ControllersMemory HierarchyModeling And Simulation ToolsPhyPrototyping ToolsSocStacked PackagingTsv
9 Minutes Ago
In-Office
San Jose, CA, USA
176K-298K Annually
Senior level
176K-298K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Lead development, layout, and optimization of high-speed datapath IO circuits for next‑gen NAND flash, driving AI-first workflows. Own architecture decisions, verify major IO blocks, redesign engineering workflows to embed AI, mentor teams, and collaborate across functions to meet aggressive data-rate and power targets.
Top Skills: Agentic WorkflowsAi AgentsBsimCoding CopilotsDdr4Ddr5EdaFine-TuningHbm3Hbm3EHbm4Layout Suggestion EnginesLlm-Based AssistantsLpddr5Lpddr6Ml-Based EdaParasitic ExtractionPhysical Design FlowsPrompt EngineeringRetrieval-Augmented Generation (Rag)RtlWaveform Interpretation
9 Minutes Ago
In-Office
San Jose, CA, USA
116K-198K Annually
Senior level
116K-198K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and verify digital circuits for NAND memory products. Develop RTL and schematics, perform gate-level and post-layout simulations, support netlist bring-up, collaborate on validation and silicon bring-up, and apply AI tools to streamline design tasks.
Top Skills: Ai ToolsGate-Level NetlistNandNetlist VerificationPost-Layout SimulationRtlSynthesisVerilog

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account