Marvell Technology Logo

Marvell Technology

Senior Staff Engineer, Design Verification

Posted 3 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
134K-201K Annually
Senior level
In-Office
Santa Clara, CA, USA
134K-201K Annually
Senior level
SoC-level design verification engineer responsible for developing and maintaining UVM testbenches, creating verification plans and tests to meet coverage goals, debugging failures with designers, and mentoring junior engineers. Works with verification tools, bug tracking, regression mechanisms, and uses C/C++ and scripting for automation on Linux.
The summary above was generated by AI

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

The Custom Compute, Storage and Automotive Business Unit provides custom solutions for high performance compute, server, network processing, storage and Automotive applications. CCS&A products employ state-of-the-art custom and industry standard technologies such as CXL, PCIE, Ethernet, and ARM CPU cores.

What You Can Expect

As a SoC-level design verification engineer, you will be responsible for the development and maintenance of UVM testbench components and other verification testing collaterals. You will be a member of a team charged with ensuring design quality in a variety of complex SoC architectures. 

  •  Analyze architectures and designs to create comprehensive test plans and strategies. 
  • Contribute to the development of verification environments. 
  • Develop tests/testing strategies to achieve coverage goals. 
  • Debug failures and work with designers to resolve issues. 
  • Mentoring and guiding junior engineers

What We're Looking For

  • Bachelor’s degree in  Computer Engineering,  Electrical Engineering or  related fields and 5+  years of related  professional experience. Or
  • Master’s degree and/or  PhD in Computer Engineering, Electrical  Engineering or related  fields with 3+ years of  experience.
  • Experience in developing complex/random verification environment components using System Verilog/UVM
  • Experience with writing and executing detailed verification test-plan.
  • Experience with verification tools, as well as bug tracking and regression mechanisms.
  • Excellent communication skills and ability to participate in problem-solving and quality improvement activities.
  • Demonstrates good analytical and problem-solving skills.
  • Basic proficiency with C/C++.  
  • Experience with scripting languages, e.g., Python or Perl 
  • Working knowledge of the Linux operating system 

Expected Base Pay Range (USD)

134,390 - 201,300, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-VP1
HQ

Marvell Technology Santa Clara, California, USA Office

5488 Marvell Ln, Santa Clara, CA, United States, 95054

Similar Jobs

3 Days Ago
In-Office
Santa Clara, CA, USA
134K-201K Annually
Senior level
134K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Develop and maintain UVM/SystemVerilog SoC-level verification environments, create test plans and tests to meet coverage goals, debug failures with designers, and mentor junior engineers. Work involves verification tool usage, regression setup, and scripting for automation.
Top Skills: ArmCC++CxlEthernetLinuxPciePerlPythonSocSystemverilogUvm
3 Days Ago
In-Office
Santa Clara, CA, USA
134K-201K Annually
Senior level
134K-201K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Design and maintain UVM-based SoC verification environments, create test plans, develop tests to meet coverage, debug failures, collaborate with designers, and mentor junior engineers.
Top Skills: ArmCC++CxlEthernetLinuxPciePerlPythonSystemverilogUvm
9 Days Ago
In-Office
Sunnyvale, CA, USA
250K-300K Annually
Senior level
250K-300K Annually
Senior level
Artificial Intelligence
The role involves collaborating with architects and engineers to develop and implement verification strategies for complex AI chip designs, ensuring high-quality verification processes and methodologies.
Top Skills: PerlPythonSystemverilogUvm

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account