Marvell Technology Logo

Marvell Technology

Senior Staff Engineer, Digital IC Design

Posted 6 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
134K-201K Annually
Senior level
In-Office
Santa Clara, CA, USA
134K-201K Annually
Senior level
Lead SoC digital design and integration efforts including RTL design in SystemVerilog, floorplanning, IP interconnection, CDC and timing closure, static checks, and post-silicon debug. Drive processor IP micro-architecture and collaborate with verification, physical design, DFT, and packaging teams. Use EDA tools, simulations, scripting (Python/Tcl), automation, and AI-enabled workflows to deliver tape-out quality silicon.
The summary above was generated by AI

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities. 

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead. 

Your Team, Your Impact

The Custom Compute, Storage and Automotive Business Unit provides custom solutions for high-performance compute, server, network processing, storage and Automotive applications. CCS&A products employ state-of-the-art custom and industry standard technologies such as CXL, PCIE, Ethernet, and ARM CPU cores

What You Can Expect

  • Work with SOC Integration team to integrate internal and external IP blocks at the chip level.

  • Take ownership of a portion of an SOC design and drive it from initial stages to completion

    • Collaborate on floorplan

    • Responsibility for interconnection of IP blocks

    • Static checks

    • Assist with subsystem and chip level verification efforts

    • Drive to timing closure

  • Collaborate with cross-disciplinary team including architecture, physical design, chip and block level verification, Design for Test, and packaging to meet all requirements to tape-out a high quality, zero-defect product.

  • Use both industry and internal EDA tools to run functional simulations, gate-level simulations, code quality checks, and CDC at the chip level.

  • Lead design effort for internally developed processor IP blocks to meet specific architectural needs.

    • Work closely with verification and implementation teams to meet product requirements.

    • Deliver micro-architectural specifications for these designs.

  • Utilize and participate in the development of automation tools to accelerate the pace of development.

  • Leverage next-generation AI tools to enhance existing workflows.

What We're Looking For

  • Bachelor’s degree in  Computer Engineering,  Electrical Engineering or  related fields and 5+  years of related  professional experience. Or

  • Master’s degree and/or  PhD in Computer Engineering, Electrical  Engineering or related  fields with 3+ years of  experience.

  • Proven experience in taping out complex SoCs and post silicon debug

  • Strong RTL design skills in SystemVerilog

  • Hands-on experience with SoC integration and debug, along with clock/reset design, CDC, and timing constraints.

  • Understanding of how front-end RTL decisions impact physical implementation and verification.

  • Familiarity with industry standard ARM protocols (Ex: APB, AHB, AXI, CHI) and SoC interconnect (NOC) architectures.

  • Excellent communication skills and ability to participate in problem-solving and quality improvement activities.

  • Demonstrates good analytical and problem-solving skills.

  • Experience with scripting languages, e.g., Python or Tcl

Expected Base Pay Range (USD)

134,390 - 201,300, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements 

Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life’s most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [email protected].

Interview Integrity 

To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.

These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.

This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.

#LI-SA1
HQ

Marvell Technology Santa Clara, California, USA Office

5488 Marvell Ln, Santa Clara, CA, United States, 95054

Similar Jobs

39 Minutes Ago
In-Office
Sunnyvale, CA, USA
182K-242K Annually
Senior level
182K-242K Annually
Senior level
Cloud • Information Technology • Machine Learning
Debug and fix complex kernel and container runtime interactions for a large GPU fleet: investigate kernel crashes, cgroup and namespace edge cases, and scheduler/memory issues; develop and upstream kernel or container-runtime patches; build observability tooling and partner with hardware, platform, and fleet teams during incident response.
Top Skills: CCgroups V1Cgroups V2ContainerdCrashCriEbpfGdbGpu DriverKdumpKubeletKubernetesLinuxLinux KernelNamespacesRdma/RoceRunc
39 Minutes Ago
In-Office
Sunnyvale, CA, USA
153K-204K Annually
Senior level
153K-204K Annually
Senior level
Cloud • Information Technology • Machine Learning
Own and evolve a Kubernetes-native test framework that qualifies host images on real hardware. Build test harnesses, extend coverage into HPC, Slurm-on-Kubernetes and firmware/hardware, keep CI fast and reliable at fleet scale, and own results, reporting, and triage. Collaborate with kernel, firmware, imaging, and HPC teams and explore LLM-driven log triage and failure classification.
Top Skills: Argo WorkflowsCC++CiContainerizationFirmwareGoGpuInfinibandKubernetesLinuxLinux KernelLlmsPythonRoceRustSlurmSlurm-On-Kubernetes (Sunk)
39 Minutes Ago
In-Office
Sunnyvale, CA, USA
182K-242K Annually
Senior level
182K-242K Annually
Senior level
Cloud • Information Technology • Machine Learning
Design and build Linux-based execution environments for GPU workloads, extending virtualization and runtime technologies. Debug and optimize Linux kernel, hypervisor, GPU drivers, and container runtimes. Develop observability tooling, improve performance and isolation, and collaborate across security, platform, and networking teams to support multi-tenant AI infrastructure.
Top Skills: BpftraceCC++CdiContainerdCrashDmaDrgnEbpfFlame GraphsFtraceGdbGoGvisorIommuKata ContainersKdumpKernel ModulesKubevirtKvmLinuxLinux KernelMediated DevicesNested VirtualizationNumaNvidia Gpu OperatorPcie PassthroughPerfQemuRuncRustSr-IovVfioVirtio

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account