Lattice Semiconductor Logo

Lattice Semiconductor

Senior System Power Architect

Posted 11 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
220K-220K Annually
Senior level
In-Office
San Jose, CA, USA
220K-220K Annually
Senior level
Leads chip-level power analysis and low-power optimization for FPGA hardware and software. Defines power features, algorithms, user flows, and RTL methodologies; develops power estimation models and benchmarks; correlates simulations with silicon; and influences hardware and software roadmaps. The role uses industry power and timing tools, collaborates across engineering and business teams, and mentors distributed junior engineers.
The summary above was generated by AI
Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.

Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Job Description:

Senior System Power Architect


The Senior System Power Architect drives power analysis and low-power optimization across Lattice FPGA hardware and software. The role involves the design of low-power feature specifications, algorithms, and methodology, collaborating with hardware, software, marketing, and applications teams.


Responsibilities:


  • Define low-power feature specifications, user flows, algorithms, and align software, marketing, and applications teams
  • Drive power-performance analysis to influence hardware and software roadmaps
  • Develop chip-level power estimation models covering dynamic, static, clock, memory, and I/O, and correlate models with simulations and silicon
  • Establish power-aware RTL methodology
  • Develop power and competitive benchmarks
  • Lead and mentor junior engineers across distributed teams

Qualifications:


  • BS/MS/PhD in EE, CE, CS, or related field with 8+/6+/3+ years of relevant experience
  • Strong knowledge of low-power design techniques
  • Deep expertise in RTL and gate-level power analysis and optimization, as well as power-aware synthesis and P&R
  • Hands-on experience with industry power/timing tools (e.g., PrimePower, PrimeTime, SpyGlass, Joules, Voltus, PowerArtist) with strong knowledge of STA, and power/timing ECO flows
  • Proficiency in C/C++ and Python
  • Strong written and verbal communication skills
  • Ability to drive cross-functional alignment
  • Knowledge of FPGA architecture, design flows, and use cases is strongly preferred

#LI-EC1

Pay & Benefits

Consistent with Lattice Semiconductor values and applicable law, we provide the following information to promote pay transparency and equity. We have a market-based pay structure which varies by location.  Please note that the base pay range is a guideline, and our compensation range reflects the cost of labor in the U.S. geographic market based on the location of the role. Pay within these ranges varies and depends on job-related knowledge, skills, and relevant work experience. 

For candidates who receive and offer, the starting salary will vary based on various factors including, but not limited to, such qualifications as, skill level, competencies, and work location.  The range provided may represent a candidate range and may not reflect the full range for an individual tenured employee.

Base Pay Range

220,000.00

In addition to base pay, this role may be eligible for variable/ incentive compensation and/ or equity.  In addition, this role is eligible for a comprehensive, competitive benefits package which may include healthcare and retirement plans, paid time off, and more! 

Additional Information:

This position requires a successful background and reference checks and satisfactory proof of your right to work in the United States.

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry.  Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry. 


Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions.  Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win.  For more information about how our FPGA, CPLD and programmable power management  devices help our customers unlock their innovation, visit 
www.latticesemi.com.  You can also follow us via Twitter, Facebook, or RSS. At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace.  Applications are welcome from all qualified candidates.

 

As an E-Verify employer, we use this system to confirm the employment eligibility of all new hires in accordance with federal law. All applicants will be required to complete a Form I-9, Employment Eligibility Verification, upon hire. We do not use E-Verify to pre-screen job candidates and will comply with all E-Verify regulations.

Lattice Semiconductor San Jose, California, USA Office

2115 Onel Dr, San Jose, CA, United States, 95131

Similar Jobs

2 Months Ago
In-Office
San Jose, CA, USA
Senior level
Senior level
Appliances • Defense • Manufacturing
The Senior Staff System Architect, Power will develop system models for digital power management solutions, interact with cross-functional teams, and document architectures. Requires a PhD and extensive experience in system architecture and control theory.
Top Skills: Control TheoryDigital Signal ProcessingMatlabPower Conversion ProductsSimplis
24 Minutes Ago
Hybrid
San Francisco, CA, USA
69K-215K Annually
Senior level
69K-215K Annually
Senior level
Artificial Intelligence • Fintech • Insurance • Marketing Tech • Software • Analytics
Underwrites complex Builders’ Risk policies for construction, renovation, infrastructure, and specialty projects. Evaluates exposures, project plans, valuations, contracts, catastrophe risks, loss history, and risk-control measures to determine coverage, pricing, limits, deductibles, and exclusions. Manages broker and client relationships, develops profitable business, monitors evolving risks, analyzes portfolio performance, mentors junior underwriters, and supports underwriting process and product improvements.
An Hour Ago
Remote or Hybrid
USA
140K-220K Annually
Senior level
140K-220K Annually
Senior level
Cloud • Computer Vision • Information Technology • Sales • Security • Cybersecurity
Develop and operate a large-scale internal cloud management platform. Build APIs, UIs, CI/CD pipelines, and developer productivity tools using Go and TypeScript. Maintain Temporal and Argo Workflows pipelines, integrate development tooling, improve SDLC efficiency, support SOC 2 compliance, and collaborate with engineering, security, infrastructure, and SRE teams. Participate in on-call operations and apply AI technologies to improve workflows and decision-making.
Top Skills: AlertmanagerArgo CdArgo WorkflowsCi/CdDebianDockerGoGoreleaserGrafanaHelmJavaScriptJenkinsKubernetesKustomizeLinuxPrometheusPulumiPypiTemporalTerraformTypescript

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account