NVIDIA Logo

NVIDIA

Senior Technical Program Manager – Circuit Solutions Group

Reposted 4 Days Ago
Be an Early Applicant
Hybrid
Santa Clara, CA, USA
168K-322K Annually
Senior level
Hybrid
Santa Clara, CA, USA
168K-322K Annually
Senior level
The Senior Technical Program Manager will lead the lifecycle for the Circuit Solutions Group, optimizing engineering workflows, handling complex dependencies, and driving operational excellence through schedule management and automation.
The summary above was generated by AI

NVIDIA is leading the way in groundbreaking developments in Artificial Intelligence, High-Performance Computing and Visualization. The GPU, our invention, serves as the visual cortex of modern computers and is at the heart of our products and services. Our work opens up new universes to explore, enables amazing creativity and discovery, and powers what were once science fiction inventions from artificial intelligence to autonomous cars. NVIDIA is looking for phenomenal people like you to help us accelerate the next wave of artificial intelligence. We serve as the central program management function for NVIDIA’s VLSI Engineering organization, providing the structure and insight needed to deliver world-class silicon. We align roadmaps across all silicon product lines, enabling technical leads to focus on engineering while we accelerate end-to-end execution. Through the integration of domain-specific workflows and intelligent infrastructure, we deliver automated schedule tracking, resource planning, and program health visibility across the full lifecycle—from Arch/RTL handoff through silicon bring-up and productization.

We are seeking a Senior Technical Program Manager to lead the end-to-end lifecycle for the Circuit Solutions Group (CSG), spanning pre- and post-silicon execution.

What You'll be Doing:

As a Senior TPM, you will bridge the gap between architectural concepts and physical silicon. Your mission is to accelerate tape-out cycles by optimizing engineering workflow schedules and to track Closed-Loop Validation

  • Drive the "Arch-to-Silicon" lifecycle, developing high-fidelity schedules and handling complex dependencies across design, verification, physical implementation and tape-out validation

  • Act as the primary strategic liaison between CSG and cross-functional partners, including VLSI, Architecture, ASIC, Operations and Systems

  • Participate in key design reviews and handle the change control process to ensure scope changes are balanced against schedule impacts.

  • Lead Closed-Loop Validation schedules by systematically comparing silicon results against simulation assumptions to refine future model accuracy.

  • Orchestrate post-silicon test plans, ensuring comprehensive coverage of architectural requirements, PVT corners, and critical corner cases

  • Build expert-level Smartsheet dashboards to provide real-time insight into program health, test plan progress, and prioritization for executive team.

  • Drive operational excellence by codifying procedures and employing Python to automate the ingestion of lab data into project management tools.

What We Need to See:

  • BS in Electrical Engineering, Computer Engineering, or a related field or equivalent experience (Masters preferred)

  • 8+ years of TPM experience with a focus on Semiconductor Design and the full ASIC/SoC lifecycle.

  • Strong technical fluency in VLSI, specifically regarding design cycle, silicon validation and correlation

  • Ability to align different teams on a unified execution path and influence technical trade-offs.

  • Demonstrate critical thinking with the ability to synthesize complex technical data into actionable project plans.

  • Outstanding negotiation and presentation skills; ability to influence senior engineering staff without direct authority.

  • Expert-level Smartsheet proficiency is required, including advanced automation and visual dashboarding.

Ways to stand out from the crowd:

  • Direct background in circuit design or hardware validation.

  • Proficiency in Python to automate data-driven project management tasks.

  • Experience running projects in cutting-edge process nodes.

NVIDIA offers highly competitive salaries and a comprehensive benefits package. We have some of the most brilliant and talented people in the world working for us and, due to unprecedented growth, our world-class engineering teams are growing fast. If you're a creative and autonomous engineer with real passion for technology, we want to hear from you.

#LI-Hybrid

Your base salary will be determined based on your location, experience, and other objective job-related factors. The expected base salary ranges for this position are:
168,000 USD – 258,750 USD for Level 4; and 200,000 USD – 322,000 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until November 3, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

Entry level
Events • Food • Travel • Hospitality • Hotels & Resorts
Distribute clean linens throughout the hotel, sort and store linens, load delivery carts, conduct linen counts, track inventory needs, and document deliveries and returns. The role requires lifting up to 75 pounds, pushing or pulling up to 500 pounds, working a flexible schedule including weekends and holidays, and driving a golf cart with attached carts.
Entry level
Events • Food • Travel • Hospitality • Hotels & Resorts
Supports hotel procurement and receiving operations by purchasing supplies, verifying deliveries against purchase orders and invoices, fulfilling departmental requisitions, processing invoices, tracking inventory, and reporting shortages or discrepancies.
6 Minutes Ago
In-Office
South San Francisco, CA, USA
Entry level
Entry level
Events • Food • Travel • Hospitality • Hotels & Resorts
Washes dishes, utensils, cookware, and kitchen equipment; maintains kitchen cleanliness and sanitation; stocks supplies; prepares serviceware for banquets and events; removes trash and mops floors; and supports food service operations. The role requires flexible availability, physical stamina, productivity in a fast-paced environment, teamwork, and compliance with health and safety standards.

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account