SK hynix Logo

SK hynix

Signal/Power Integrity Hardware Engineer

Posted 23 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
Senior level
In-Office
San Jose, CA, USA
Senior level
Develops signal and power integrity solutions for next-generation SSD controller packages, substrates, and PCBs. Responsibilities include high-speed interface simulation, PCB stack-up and routing guidance, design reviews, lab validation, simulation-measurement correlation, debugging, root-cause analysis, customer escalations, documentation, and mentoring engineers. The role collaborates with SoC, firmware, package, and circuit design teams to ensure system-level requirements are met.
The summary above was generated by AI

About the Company:

At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape.

We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change – we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.
About the Team 
SK hynix memory solutions America Inc. (SKHMS America), a subsidiary of SK hynix NAND Product Solutions (D.B.A Solidigm), provides industry-leading controller hardware, advanced flash management systems, and firmware for NAND and post 2D-NAND based storage solutions spanning Enterprise, Client and Mobile market segments. We are part of the world's top tier semiconductor supplier, SK hynix, offering Dynamic Random Access Memory chips (DRAM), Flash memory chips (NAND Flash) and CMOS Image Sensor (CIS) for a wide range of distinguished customers globally.

Description

We are looking for a driven, team-oriented Signal/Power Integrity Engineer to develop next generation Solid State Drive (SSD) products. This position requires experience in hardware design and signal and power integrity design. A successful candidate will have a good knowledge of state of the art memory device technologies and interfaces such as PCIe Gen 4, 5 and 6, DDR4/5, ONFI NAND and implementation techniques required for high-speed interfaces. This candidate will need to have a good working knowledge of simulation tools, schematic capture tools and lab equipment (scopes, analyzers, etc.). Expertise in design for optimum signal and power integrity as well as hands-on lab measurements experience is a must.

Responsibilities

  • Mentoring of engineers. 
  • Provide SI/PI expertise for SSD controller package (SoC) substrate design and SSD PCB design.
  • Participate in the design of SSD products which includes: design guidelines, reviewing designs, validation of designs and final reports of work designs.
  • Support PCB back-end process: defining stack-up and HDI via technologies, part placement, setting routing constraints and reviews.
  • Interface with cross functional teams to ensure the design meets all system level requirements through verification/validation in the lab.
  • Work closely with SoC, FW, package, and circuit design engineers.
  • Documentation and communication to design, product and executive teams.
  • Debug and root cause analysis at all product development stages, as well as customer escalations.

Minimum Qualifications

  • BS in Electrical Engineering required; MS in Electrical Engineering is a plus.
  • 4-8+ years of relevant working experience.
  • High-speed SSD board designs, pre layout simulation, post layout simulation and design layout guide generation for PCIe Gen4/5/6, DDR4/5, LPDDR4/4x, NVIO and PDN.
  • Strong fundamentals in 3D/2D EM simulation tools and transmission line theory.
  • Required experience of EM field solvers, time and frequency domain simulation tools like Sigrity, Allegro, ADS, HFSS, SIWAVE, and HSPICE.
  • Simulation followed by measurement correlation using Oscilloscope, VNA and TDR equipment.
  • Excellent understanding of PCB design fundamentals: single end and differential signaling, cross talk (near end and far end), signal loss and impedance control.
  • Excellent written and verbal communication.

Preferred Qualifications

  • Technical leader experience.
  • Familiar with generating and interpreting data & eye diagrams at PCIe GENx speeds: NRZ, PAM3, PAM4, PAMx.
  • High Frequency pcb low loss board material experience.
  • Experience with flex circuit design for high speed signaling.
  • Familiarity with PCIe operation and DRAM operation for optimizing driver and receiver equalization schemes.
  • Knowledge of IBIS and ability to take common simulation outputs such as S-parameters from various components and determine at the system level that PRD requirements are met.
  • Optimizing PDN and extracting PDN for PSIJ Analysis.
  • Familiar with PCISIG, JEDEC and ONFI specifications and compliance.

REGARDING COMPENSATION:

SK hynix memory solutions America Inc. offers you the opportunity to apply your skills to exciting projects while working with innovative teams. Our compensation package is complimented by a generous benefits package including medical, dental, vision, life insurance and a company 401(k) match, as well as cafeteria, onsite gym and much more. If you are motivated by technical challenges, we offer a collaborative work environment that encourages career growth.

The salary offered to a selected candidate will be tailored based on several factors, including the location, job grade, relevant knowledge, skills, and experience. We also take into account the internal equity among our current team members to ensure fairness and competitiveness



SK hynix Santa Clara, California, USA Office

Santa Clara, United States

Similar Jobs

3 Days Ago
In-Office
Santa Clara, CA, USA
178K-266K Annually
Senior level
178K-266K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Senior technical authority for signal integrity and power integrity across Marvell Ethernet switch and UALink customer platforms. Responsibilities include high-speed SerDes channel modeling, layout guidance, post-layout simulation, compliance testing, SerDes tuning, PDN analysis, lab debug, customer and ODM design reviews, technical training, and reference-design validation. The role influences silicon and platform roadmaps, supports production deployment, mentors engineers, and represents Marvell in customer and industry forums.
Top Skills: Ansys HfssAnsys SiwaveBertsCadence ClarityCadence PowersiCadence SigrityChannel ExtractionEthernetHigh-Speed Compliance TestingJitter AnalyzersNrzPam4Pdn SimulationPower IntegrityReal-Time OscilloscopesSampling OscilloscopesSerdesSignal IntegrityTdrUalinkVnas
12 Days Ago
Hybrid
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Designs and validates high-speed signal and power integrity solutions for packages, PCBs, and ASIC systems. Responsibilities include SI/PI simulations for advanced interfaces, 3D electromagnetic modeling, power delivery network optimization, lab measurements, model correlation, simulation automation, and data analysis. The engineer collaborates cross-functionally on package, PCB, mixed-signal, and system-level design optimization.
Top Skills: Ansys HfssAnsys Q3DAnsys SiwaveDdr5DsoGddr6HbmHdmiJmpLpddr5XMatlabNvidia NvlinkParbertPcie 5SataSpectrum AnalyzerSpiceTdrUsb4Vna
19 Days Ago
In-Office
Santa Clara, CA, USA
136K-265K Annually
Senior level
136K-265K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Designs and optimizes signal and power integrity solutions for high-speed systems, including NVLink, PCIe, USB4, DDR, and GDDR interfaces. Responsibilities include 3D electromagnetic modeling, system-level simulations, SI model improvement, substrate and board layout guideline development, post-layout extraction, and simulation automation. The role also involves lab characterization using VNA, TDR, DSO, and related tools, plus cross-functional optimization of packages, PCBs, ASICs, and mixed-signal circuits.
Top Skills: 3D Em SimulationAdsAnsys DesignerAnsys HfssAnsys Q3DAnsys SiwaveAnsys2DCadence AllegroDdr5DsoElectromagnetic ModelingGddr6HbmHdmiJmpLpddr5XMatlabNvlinkParbertPcie 5Power Integrity AnalysisSataSignal Integrity AnalysisTdrUsb4Vna

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account