Altera (altera.com) Logo

Altera (altera.com)

Silicon Domain Architect

Reposted 7 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
119K-178K Annually
Mid level
In-Office
San Jose, CA, USA
119K-178K Annually
Mid level
Define and drive silicon domain subsystem architecture for next-generation FPGAs, focusing on security (Root of Trust, secure boot), FPGA configuration, microarchitectural features, hardware/software integration, validation/test planning, modeling and simulation, and cross-functional collaboration to deliver secure, high-performance, and power-efficient silicon solutions.
The summary above was generated by AI
Job Details:

Job Description:

About Altera

At Altera™, our independence as the world’s largest pureplay FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industryleading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely—empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.

About the Role

Altera is seeking a Silicon Domain Architect to support the definition and development of next-generation FPGA silicon architecture. This role will contribute to the architecture and technology direction of silicon domain subsystems, with a focus on security technologies, Root of Trust (RoT), FPGA configuration capabilities, and hardware/software integration.

The ideal candidate will have experience in semiconductor architecture, silicon design, and hardware security concepts, with the ability to translate system requirements into architectural specifications and collaborate with cross-functional engineering teams. This role will work closely with hardware design, firmware, software, validation, and product teams to help define and deliver scalable silicon solutions throughout the product lifecycle.

The Silicon Domain Architect will contribute to future FPGA product generations by supporting subsystem architecture development, evaluating technology solutions, and helping drive implementation of secure, high-performance, and power-efficient silicon features.

Key Responsibilities

  • Develops and contributes to end-to-end architecture definitions for silicon domain subsystems, including Root of Trust (RoT) and FPGA configuration-related features within Altera FPGA products.

  • Supports the definition and execution of technology roadmaps for silicon domain subsystems based on product requirements, hardware features, and hardware/software interoperability needs.

  • Contributes to the development and evaluation of innovative technologies for domain subsystems, including security architectures, Root of Trust, FPGA configuration features, and related silicon capabilities.

  • Works with architecture and engineering teams to define microarchitectural features and specifications for future FPGA products targeting high performance, security, scalability, and low-power requirements.

  • Translates system-level requirements into silicon architecture specifications, technical requirements, and implementation guidelines.

  • Defines and documents architectural requirements, interfaces, and design considerations for complex silicon subsystems.

  • Develops test plans, validation strategies, and testing infrastructure requirements for new architectures and silicon features.

  • Performs functional modeling, simulations, and architecture analysis to evaluate design tradeoffs, benchmark performance, and identify optimization opportunities.

  • Applies knowledge of security technologies to Root of Trust and FPGA configuration blocks, translating security requirements into architectural solutions for silicon platforms.

  • Collaborates with cross-functional teams, including hardware design, firmware, software drivers, validation, and product engineering teams, to define hardware/software integration and configuration control requirements.

  • Supports architecture reviews, technical discussions, and resolution of complex silicon design challenges throughout the product development lifecycle.

Salary Range

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.

$118,900 - $178,000 USD

We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.

Qualifications:

Minimum Qualifications

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field

  • At least 4 years of experience in one or more of the following areas:

    • Development of semiconductor architecture, silicon design, SoC architecture, FPGA architecture, or related hardware engineering disciplines.

    • Defining or contributing to hardware architectures, microarchitectures, or semiconductor subsystems.

    • Hardware security technologies, including secure boot, RoT concepts, cryptographic foundations, trusted computing technologies, or security-focused silicon features.

    • Translating system requirements into hardware architecture specifications, technical requirements, or design documentation.

    • Collaborating with hardware, firmware, software, validation, or product engineering teams to support semiconductor product development.

    • Defining or analyzing hardware/software interfaces, firmware interactions, configuration requirements, or system integration considerations.

    • Performing architectural analysis, evaluating design tradeoffs, and optimizing semiconductor designs for performance, power, security, or scalability.

Preferred Qualifications

  • Master’s degree or Ph.D. in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.

  • At least 5 years of experience in one or more of the following areas:

    • Experience with semiconductor architecture, SoC design, FPGA architecture, or silicon development.

    • Experience developing security architectures, Root of Trust implementations, secure lifecycle management capabilities, or FPGA security features.

    • Experience with FPGA, ASIC, SoC, CPU subsystem, or other complex semiconductor architectures.

    • Experience developing architectural models, simulation environments, benchmarking methodologies, or performance analysis techniques.

    • Previous work on FPGA configuration flows, secure provisioning, device authentication, cryptographic acceleration, or platform security technologies.

    • Previous work across hardware and software teams to define system-level solutions and resolve technical challenges.

Job Type: Regular

Shift:Shift 1 (United States of America)

Primary Location:San Jose, California, United States

Additional Locations:

Posting Statement:All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
HQ

Altera (altera.com) San Jose, California, USA Office

101 Innovation Dr, San Jose, California, United States, 95134

Similar Jobs

5 Minutes Ago
Remote or Hybrid
United States
Senior level
Senior level
Software • Analytics • Hospitality
Lead planning, resourcing, execution, and delivery of enterprise projects. Track milestones, manage stakeholders and vendors, report progress, recommend schedule/cost adjustments, and update project information in IDeaS CRM while improving processes and ensuring quality.
Top Skills: Ideas CrmMS OfficeMs WindowsProject Management Tools
7 Minutes Ago
Remote or Hybrid
United States
Senior level
Senior level
Fintech • Software
Partner with sales leadership to improve forecast accuracy, analyze pipeline health, build quota and territory models, create KPI dashboards, optimize GTM processes, and present data-driven recommendations to executives to drive revenue and operational efficiency in a SaaS environment.
Top Skills: AnaplanPower BISalesforceTableau
17 Minutes Ago
In-Office or Remote
United States
115K-130K Annually
Senior level
115K-130K Annually
Senior level
Big Data • Information Technology • Software • Analytics • Energy
Lead power market analysis and forecasting, develop market models, and produce CRR/FTR and broad power market publications. Provide client-facing insights, host webinars, and generate trade/congestion risk recommendations. Mentor junior staff, collaborate cross-functionally, and represent the company as an industry thought leader.
Top Skills: CrrDayzerEnverusErcotFtrMisoPlexosPowerworldUplan

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account