Coherent Corp. Logo

Coherent Corp.

Silicon photonics and heterogenous integration R&D engineer

Posted 16 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
Senior level
In-Office
Santa Clara, CA, USA
Senior level
Develops silicon photonics and heterogeneous integration device and circuit concepts for optical interconnect, datacom, and optical I/O applications. Models optical, electrical, thermal, and link-level behavior; plans and verifies prototypes; and ensures fabrication-aware designs. Leads technical evaluations, trade-off studies, roadmap input, and design reviews while coordinating with design, process, packaging, reliability, test, and external partner teams. Requires advanced photonics expertise, fabrication experience, simulation skills, and cross-functional technical leadership.
The summary above was generated by AI

Primary Duties & Responsibilities

  • Develop silicon photonics and heterogeneously integrated device and circuit concepts for datacom, optical I/O, and related platforms.

  • Model optical, electrical, thermal, and link-level behavior to guide design choices before prototype builds.

  • Define prototype verification objectives and use early trial results to refine designs.

  • Apply process-integration awareness to keep designs compatible with fabrication, test, and metrology constraints.

  • Evaluate heterogeneous integration options when they may improve silicon photonics performance or functionality.

Key Responsibilities

  • Advanced Technical Assessment and Incubation

    • Shape early-stage concepts, feasibility objectives, risk-reduction plans, and prototype approaches for CTO Office topics, including possible architectures such as CPO and optical I/O.

    • Lead technical evaluations, modeling, design reviews, and trade-off studies with internal or external contributors.

    • Develop recommendations on performance, manufacturability, integration path, scalability, reliability, and transition readiness.

  • Roadmap Input and Technology Direction

    • Contribute technical input to roadmap discussions in optical interconnect, CPO / optical I/O, AI/HPC infrastructure, silicon photonics, detector technologies, and related platforms.

    • Translate emerging technology options into milestones, risks, decision points, and recommended next steps

  • Cross-Functional Execution and Communication

    • Coordinate work across design, PDK, fabrication, process-integration, packaging, reliability, test, and external partner teams, including tapeout readiness and handoff to fabrication partners.

    • Prepare concise design reviews, prototype summaries, and recommendations for senior technical, product, and business stakeholders.

    • Support partner, supplier, university, and ecosystem discussions when technical representation is needed.

Education & Experience

  • Ph.D. in Electrical Engineering, Applied Physics, Photonics, Materials Science, or related field.

  • >7 years of experience in silicon photonics design, integrated photonics R&D, SiP fabrication-aware design, prototype development, device verification, or related semiconductor photonics work.

  • Hands-on SiP fabrication experience or close collaboration with SiP fabrication teams is required, with sufficient process understanding to design realistic prototype trials and interpret results.

  • The role benefits from experience with heterogeneous integration of non-silicon materials on silicon, including wafer bonding, die bonding, transfer printing, direct bonding, adhesive bonding, or thin-film transfer.

  • Experience connecting design choices to optical, electrical, thermal, mechanical, reliability, process-integration, and packaging outcomes for photonic or optoelectronic devices.

  • Experience with simulation, data analysis, DOE, documentation, and R&D decision support using Python, Lumerical, COMSOL, JMP, Excel, or equivalent.

  • Packaging experience is a plus, including co-packaged optics, optical coupling, fiber attach, PIC / EIC integration, OSAT engagement, or prototype assembly.

Skills

  • Strong foundation in silicon photonics design, device physics, test vehicles, materials interfaces, PDK-based design, and process-integration constraints.

  • Familiarity with PDKs from multiple fabs, silicon photonics tapeout flows, and layout reviews is valuable.

  • Structured problem-solving ability and comfort defining technical direction from trade-offs, incomplete data, and early prototype results.

  • Experience with silicon photonics tapeouts is a valuable strength for this role.

  • Collaborative style and ability to influence across design, process integration, packaging, reliability, business groups, suppliers, and external partners.

  • Clear written and verbal communication with senior technical, product, manufacturing, and business audiences.

Working Conditions

  • In-person position based in Santa Clara, California.

  • Combination of design analysis, prototype planning, R&D verification, cross-functional collaboration, and external ecosystem engagement.

Physical Requirements

  • Ability to work in laboratory or cleanroom-adjacent environments, follow PPE requirements, handle wafers or samples when needed, and review process, metrology, and test data.

Safety Requirements


All employees are required to follow the site EHS procedures and Coherent Corp. Corporate EHS standards.

Quality and Environmental Responsibilities

Culture Commitment

Ensure adherence to company’s values (ICARE) in all aspects of your position at Coherent Corp.:

Integrity – Create an Environment of Trust

Collaboration – Innovate Through the Sharing of Ideas

Accountability – Own the Process and the Outcome

Respect – Recognize the Value in Everyone

Enthusiasm – Find a Sense of Purpose in Work


 

Coherent Corp. is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.


 

If you need assistance or an accommodation due to a disability, you may contact us at [email protected].Primary Duties & Responsibilities

  • Develop silicon photonics and heterogeneously integrated device and circuit concepts for datacom, optical I/O, and related platforms.

  • Model optical, electrical, thermal, and link-level behavior to guide design choices before prototype builds.

  • Define prototype verification objectives and use early trial results to refine designs.

  • Apply process-integration awareness to keep designs compatible with fabrication, test, and metrology constraints.

  • Evaluate heterogeneous integration options when they may improve silicon photonics performance or functionality.

Key Responsibilities

  • Advanced Technical Assessment and Incubation

    • Shape early-stage concepts, feasibility objectives, risk-reduction plans, and prototype approaches for CTO Office topics, including possible architectures such as CPO and optical I/O.

    • Lead technical evaluations, modeling, design reviews, and trade-off studies with internal or external contributors.

    • Develop recommendations on performance, manufacturability, integration path, scalability, reliability, and transition readiness.

  • Roadmap Input and Technology Direction

    • Contribute technical input to roadmap discussions in optical interconnect, CPO / optical I/O, AI/HPC infrastructure, silicon photonics, detector technologies, and related platforms.

    • Translate emerging technology options into milestones, risks, decision points, and recommended next steps

  • Cross-Functional Execution and Communication

    • Coordinate work across design, PDK, fabrication, process-integration, packaging, reliability, test, and external partner teams, including tapeout readiness and handoff to fabrication partners.

    • Prepare concise design reviews, prototype summaries, and recommendations for senior technical, product, and business stakeholders.

    • Support partner, supplier, university, and ecosystem discussions when technical representation is needed.

Education & Experience

  • Ph.D. in Electrical Engineering, Applied Physics, Photonics, Materials Science, or related field.

  • >7 years of experience in silicon photonics design, integrated photonics R&D, SiP fabrication-aware design, prototype development, device verification, or related semiconductor photonics work.

  • Hands-on SiP fabrication experience or close collaboration with SiP fabrication teams is required, with sufficient process understanding to design realistic prototype trials and interpret results.

  • The role benefits from experience with heterogeneous integration of non-silicon materials on silicon, including wafer bonding, die bonding, transfer printing, direct bonding, adhesive bonding, or thin-film transfer.

  • Experience connecting design choices to optical, electrical, thermal, mechanical, reliability, process-integration, and packaging outcomes for photonic or optoelectronic devices.

  • Experience with simulation, data analysis, DOE, documentation, and R&D decision support using Python, Lumerical, COMSOL, JMP, Excel, or equivalent.

  • Packaging experience is a plus, including co-packaged optics, optical coupling, fiber attach, PIC / EIC integration, OSAT engagement, or prototype assembly.

Skills

  • Strong foundation in silicon photonics design, device physics, test vehicles, materials interfaces, PDK-based design, and process-integration constraints.

  • Familiarity with PDKs from multiple fabs, silicon photonics tapeout flows, and layout reviews is valuable.

  • Structured problem-solving ability and comfort defining technical direction from trade-offs, incomplete data, and early prototype results.

  • Experience with silicon photonics tapeouts is a valuable strength for this role.

  • Collaborative style and ability to influence across design, process integration, packaging, reliability, business groups, suppliers, and external partners.

  • Clear written and verbal communication with senior technical, product, manufacturing, and business audiences.

Working Conditions

  • In-person position based in Santa Clara, California.

  • Combination of design analysis, prototype planning, R&D verification, cross-functional collaboration, and external ecosystem engagement.

Physical Requirements

  • Ability to work in laboratory or cleanroom-adjacent environments, follow PPE requirements, handle wafers or samples when needed, and review process, metrology, and test data.

Safety Requirements


All employees are required to follow the site EHS procedures and Coherent Corp. Corporate EHS standards.

Quality and Environmental Responsibilities

Culture Commitment

Ensure adherence to company’s values (ICARE) in all aspects of your position at Coherent Corp.:

Integrity – Create an Environment of Trust

Collaboration – Innovate Through the Sharing of Ideas

Accountability – Own the Process and the Outcome

Respect – Recognize the Value in Everyone

Enthusiasm – Find a Sense of Purpose in Work


 

Coherent Corp. is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.


 

If you need assistance or an accommodation due to a disability, you may contact us at [email protected].

 

About UsCoherent is a global leader in lasers, engineered materials and networking components. We are a vertically integrated manufacturing company that develops innovative products for diversified applications in the industrial, optical communications, military, life sciences, semiconductor equipment, and consumer markets. Coherent provides a comprehensive career development platform within an environment that challenges employees to perform at their best, while rewarding excellence and hard-work through a competitive compensation program. It's an exciting opportunity to work for a company that offers stability, longevity and growth. Come Join Us!

Note to recruiters and employment agencies: We will not pay for unsolicited resumes from recruiters and employment agencies unless we have a signed agreement and have required assistance, in writing, for a specific opening.


Coherent Corp. Richmond, California, USA Office

Richmond, United States

Coherent Corp. Santa Clara, California, USA Office

Santa Clara, United States, 95054

Similar Jobs

27 Minutes Ago
In-Office
San Jose, CA, USA
215K-376K Annually
Expert/Leader
215K-376K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Develop and optimize next-generation memory systems for AI accelerators. Responsibilities include characterizing AI inference workloads, designing tiered memory hierarchies, analyzing KV caches and MoE models, optimizing data movement, and developing system-level and operating-system components. The role also prototypes agentic AI systems and multi-agent workflows, requiring strong systems programming, Linux, performance analysis, and memory-systems expertise.
Top Skills: CC++CudaDistributed SystemsHbmLinuxLinux KernelLpddrOpenclOperating SystemsParallel ComputingPythonShell Scripting
28 Minutes Ago
In-Office
Sunnyvale, CA, USA
157K-210K Annually
Senior level
157K-210K Annually
Senior level
Cloud • Information Technology • Machine Learning
Lead CoreWeave’s OT and network security programs across owned data centers and colocation providers. Responsibilities include establishing asset inventories, vulnerability management, security standards, network access controls, compliance assurance, exception processes, and third-party accountability. The role translates technical priorities into program plans, manages risks and dependencies, tracks measurable outcomes, and communicates with engineering, operations, security, legal, and executive stakeholders.
Top Skills: Building Management Systems (Bms)GenetecIec 62443JIRANetwork SecurityNist Sp 800-82Ot/IcsPurdue Model
33 Minutes Ago
Hybrid
Santa Clara, CA, USA
176K-308K Annually
Senior level
176K-308K Annually
Senior level
Artificial Intelligence • Cloud • HR Tech • Information Technology • Productivity • Software • Automation
Lead the architecture, development, deployment, and monitoring of complex AI-native and cloud-native systems integrated with ServiceNow. Build LLM applications, agentic workflows, retrieval pipelines, data and vector systems, and evaluation frameworks using modern cloud services and infrastructure. Provide technical leadership, mentorship, code reviews, customer issue resolution, and cross-functional guidance while developing ServiceNow applications, workflows, integrations, and platform extensions.
Top Skills: Amazon BedrockAnthropicAWSAzureAzure OpenaiCi/CdFastapiGCPGlidescriptGoogle Vertex AiInfrastructure As CodeJavaJavaScriptKubernetesLangchainLlamaindexMicroservicesOpenaiPgvectorPineconePythonRest ApisSemantic KernelServicenowSpring BootVector DatabasesVector StoresWeaviate

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account