Designs, integrates, validates, and debugs digital ASIC cores and data pipelines for image sensor SoCs. Responsibilities include RTL and microarchitecture design, timing analysis, synthesis, DFT, formal verification, mixed-signal integration, chip bring-up, silicon validation, and hardware/software co-simulation. Collaborates with physical design, analog, digital, algorithm, and application engineering teams on full-chip integration, tapeout, and performance improvements.
Job Title: SoC Design Engineer
Job Duties:
Be responsible for digital design of ASIC cores within image sensor SoC products, including IP design, analysis, integration, and validation. Collaborate with physical design teams on floor-planning, timing closure, and DFT implementation. Conduct timing control logic design and static timing analysis (STA) for sensor interfaces and mixed-signal integration. Perform chip bring-up, validation and debugging. Design, integrate and validate data pipeline according to PRD/design specification and system architecture of SoC products, following ASIC design flow: coding, simulation, synthesis, static timing analysis, formality verification, DFT, using Simvision, EDA tools such as Prime Time, cadence Virtuoso, Design Compiler, Integrator, and Verilog and System Verilog programming languages etc. Conduct design verification and modeling using SVA, Python, Perl, C++/C, and HLS. Work with digital and analog engineers for system design, integration and validation. Work with algorithm engineers for module level design, including hardware C model implementation, micro architecture design, RTL design and hardware/software co-simulation. Work with algorithm and application engineers for project-based microarchitecture improvements. Conduct silicon validation, debugging and tuning.
Requirements:
Master’s degree or foreign equivalent degree in Electrical Engineering, Computer Engineering, or a related field.
Required skills and/or academic training in the following:
- Arithmetic circuit design related to general datapath circuits, ML and AI circuits.
- Arithmetic circuit design, timing analysis; synchronous and asynchronous FSMs; power, test, and debug.
- Design and design debug with System Verilog; Logic design and analysis.
- Processing Subsystem, including superscalar out-of-order cores, multicore and heterogeneous processors, and purpose-specific accelerators.
- Design tools, such as microarchitecture simulators, RTL synthesis tools, and modeling for area, power, and thermal.
- FPGA platforms to compute acceleration.
- FPGAs technology, architecture and applications.
- Register-Transfer Level (RTL) hardware design.
- Planning and specification, writing Verilog models, and designing custom circuits and synthesized standard cell blocks.
- Using industrial CAD tools and flows for digital, analog/RF, or mixed-signal chip design.
- Full-chip integration and verification for tapeout.
Annual base salary for this role in California, US is expected to be between $156,853 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
OMNIVISION Santa Clara, California, USA Office
4275 Burton Dr, Santa Clara, California, United States, 95054 1512
Similar Jobs
.jpeg)
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and integrate digital RTL and subsystems for high-bandwidth memory SoCs. Collaborate on microarchitecture, interfaces, simulation, synthesis, timing, CDC analysis, debugging, and design reviews. Evaluate power, performance, area, and timing tradeoffs while developing automation and AI-assisted workflows to improve semiconductor design and verification productivity.
Top Skills:
Agentic AiAsicClock-Domain Crossing AnalysisCxlDdrFormal VerificationFpgaGenerative AiHbmIndustry-Standard Eda ToolsLarge Language ModelsLpddrPcieRtlSimulationSocStatic Timing AnalysisSynthesisSystemverilogUvmVerilogVhdl
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and integrate RTL for HBM SoC logic die, including internal and third-party IP, clocking, reset, power intent, configuration infrastructure, and high-speed interfaces. Translate architectural specifications into RTL, support RTL-to-GDS implementation, pre- and post-silicon validation, silicon debug, documentation, and design reviews. Collaborate with architecture, verification, physical design, firmware, product, test, manufacturing, and process teams while advancing AI-enabled design workflows.
Top Skills:
Agentic AiBira/BisrCadenceDftDramHbmMbistPalladiumPerlPythonRtl-To-GdsScanShell ScriptingSiemens EdaStatic Timing AnalysisSynopsysSynthesisSystemverilogTclVeloceVerilogZebu
Artificial Intelligence • Cloud • Information Technology • Software
Performs functional verification and emulation validation of server SoCs and IPs. Develops reusable verification plans, test benches, and environments; executes simulations, analyzes coverage, debugs pre-silicon issues, and implements corrective actions. Collaborates with architecture, RTL, post-silicon, and physical design teams while incorporating security testing and improving verification methodologies.
Top Skills:
Cache CoherencyEmulationFormal VerificationRtlSocSystem SimulationSystemverilogUvmX86 Architecture
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
