Design and verify digital image sensor and SoC systems, including RTL, IP integration, ISP datapaths, high-speed interfaces, ASIC implementation, and full-chip validation. Perform simulation, synthesis, formal verification, timing analysis, DFT, FPGA prototyping, chip bring-up, silicon debugging, and performance tuning. Develop verification environments using SystemVerilog, SVA, Python, and Perl while collaborating across hardware, software, sensor, analog, and algorithm teams.
Job Title: SoC Design Engineer
Job Duties:
Responsible for digital design and verification of image sensor and SoC systems, including IP design, integration, analysis, and validation. Design and verify image sensor control and processing functions, as well as high-speed interfaces such as USB and MIPI. Perform full-chip integration, verification, and system-level validation following standard ASIC design flows. Work closely with back-end teams on floorplanning, timing closure, static timing analysis (STA), and design-for-test (DFT). Design and integrate ISP data paths according to PRD/design specifications and overall SoC architecture. Execute ASIC implementation tasks including RTL coding, simulation, synthesis, formal verification, and DFT using industry-standard EDA tools such as Synopsys PrimeTime, Cadence Virtuoso, Design Compiler, and Integrator. Conduct chip bring-up, silicon validation, debugging, and performance tuning. Participate in FPGA prototyping and validation activities. Develop verification environments and models using SystemVerilog, SVA, Python, and Perl, and support hardware/software co-simulation. Collaborate with sensor, analog, algorithm, and application engineers on system design, module-level architecture, RTL implementation, micro-architecture design, image tuning, and product qualification. Prepare and maintain architecture, register, interface, and design documentation throughout the development lifecycle.
Requirements:
Master’s degree or foreign equivalent degree in Electrical Engineering, Computer Engineering, or related fields.
Require one year experience in Digital Design.
Experience shall include:
- Wi-Fi PHY baseband RTL design and verification.
- Digital signal processing module implementation using Verilog.
- Module-level verification and full-chip integration support.
- Design optimization techniques for area, power, and timing.
- Using industry-standard digital design and verification tools.
- Reading schematics and data sheets for software driver development on the SoC.
Annual base salary for this role in California, US is expected to be between $156,853 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
OMNIVISION Santa Clara, California, USA Office
4275 Burton Dr, Santa Clara, California, United States, 95054 1512
Similar Jobs
.jpeg)
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and integrate digital RTL and subsystems for high-bandwidth memory SoCs. Collaborate on microarchitecture, interfaces, simulation, synthesis, timing, CDC analysis, debugging, and design reviews. Evaluate power, performance, area, and timing tradeoffs while developing automation and AI-assisted workflows to improve semiconductor design and verification productivity.
Top Skills:
Agentic AiAsicClock-Domain Crossing AnalysisCxlDdrFormal VerificationFpgaGenerative AiHbmIndustry-Standard Eda ToolsLarge Language ModelsLpddrPcieRtlSimulationSocStatic Timing AnalysisSynthesisSystemverilogUvmVerilogVhdl
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and integrate RTL for HBM SoC logic die, including internal and third-party IP, clocking, reset, power intent, configuration infrastructure, and high-speed interfaces. Translate architectural specifications into RTL, support RTL-to-GDS implementation, pre- and post-silicon validation, silicon debug, documentation, and design reviews. Collaborate with architecture, verification, physical design, firmware, product, test, manufacturing, and process teams while advancing AI-enabled design workflows.
Top Skills:
Agentic AiBira/BisrCadenceDftDramHbmMbistPalladiumPerlPythonRtl-To-GdsScanShell ScriptingSiemens EdaStatic Timing AnalysisSynopsysSynthesisSystemverilogTclVeloceVerilogZebu
Artificial Intelligence • Cloud • Information Technology • Software
Performs functional verification and emulation validation of server SoCs and IPs. Develops reusable verification plans, test benches, and environments; executes simulations, analyzes coverage, debugs pre-silicon issues, and implements corrective actions. Collaborates with architecture, RTL, post-silicon, and physical design teams while incorporating security testing and improving verification methodologies.
Top Skills:
Cache CoherencyEmulationFormal VerificationRtlSocSystem SimulationSystemverilogUvmX86 Architecture
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
