OpenAI Logo

OpenAI

SoC Engineer

Posted 19 Days Ago
Be an Early Applicant
Hybrid
San Francisco, CA, USA
287K-485K Annually
Entry level
Hybrid
San Francisco, CA, USA
287K-485K Annually
Entry level
Architect, design, and integrate SoC subsystems for custom AI accelerators, including processors, interconnects, I/O, PCIe, SerDes, die-to-die links, boot, reset, security, and power management. Develop RTL, integrate third-party IP, support verification and silicon bring-up, debug hardware with firmware and software teams, and build automation tools to improve integration and validation.
The summary above was generated by AI
About the Team

OpenAI’s Hardware organization develops custom silicon and systems for advanced AI workloads. Our first-party accelerator team works across chip architecture, design, software, and systems to build the computing platforms that power frontier models. We are a small, dynamic team that values technical breadth, hands-on engineering, and creative approaches to building complex hardware.

About the Role

We’re looking for a SoC Engineer to help architect, design, and integrate OpenAI’s first-party AI accelerators. You will build the processor, interconnect, I/O, and platform infrastructure that connects our accelerator designs into complete, functional systems.

This role combines architectural judgment with hands-on implementation. You’ll work closely with design, architecture, verification, and software teams throughout development, from defining subsystem requirements and integrating IP to pre-silicon validation, silicon bring-up, and post-silicon debug. You should enjoy stretching across domains, rolling up your sleeves, and doing the work needed to make a complex system function end to end.

In this role, you will:
  • Define and implement SoC architectures spanning embedded processors, AMBA interconnects, peripheral subsystems, PCI Express, Ethernet and die-to-die interfaces.

  • Develop the microarchitecture and RTL design of subsystems supporting I/O and SoC functionality.

  • Integrate Arm Cortex-M and Cortex-A processors, AXI/APB fabrics, and third-party controller IP, including the RTL and glue logic needed to connect these components.

  • Develop reset and boot architectures, working with firmware and software teams to define sequencing, initialization, and survivability behavior.

  • Incorporate debug, test, and security requirements into the SoC architecture and implementation, partnering with other silicon designers to make the silicon observable, testable, and secure.

  • Drive PCIe and other I/O integration, including controller and PHY interfaces, high-speed SerDes, and die-to-die connectivity.

  • Contribute to power management and security architecture and design.

  • Work directly with third-party IP vendors to define technical requirements, evaluate IP capabilities, coordinate deliverables, and resolve issues from integration through silicon bring-up.

  • Work across architecture, design, verification, physical design, and software teams to define interfaces, resolve integration issues, and carry designs through pre-silicon validation and post-silicon bring-up.

  • Work closely with Firmware and Software teams to define boot, configuration and runtime behavior and functionality.

  • Build and apply automation and AI-assisted tools to accelerate design, IP integration, consistency checking, and debugging while maintaining engineering quality.

You might thrive in this role if you:
  • Have experience in SoC architecture, RTL design, and subsystem or full-chip integration, with hands-on ownership through implementation and silicon bring-up.

  • Are familiar with Arm processor subsystems, including Cortex-M and Cortex-A, and AMBA protocols and interconnects such as AXI and APB.

  • Understand PCIe protocols and have experience configuring, integrating, and debugging controller IP.

  • Have experience integrating high-speed I/O, including SerDes/PHY interfaces and die-to-die links.

  • Have experience working directly with third-party IP vendors to evaluate technical fit, communicate requirements, and drive integration and debug issues to resolution.

  • Understand reset and boot architecture and the interactions between hardware, firmware, and software during initialization and recovery.

  • Have experience designing for debug, test, and security, and can reason about how these requirements affect the broader system.

  • Are comfortable writing and debugging Verilog/SystemVerilog and building scripts or tools to make integration work more efficient and reliable.

  • Enjoy stretching into multiple domains, learning unfamiliar parts of a system, and rolling up your sleeves to build and debug.

  • Enjoy working on a small, dynamic team where priorities evolve and engineers take broad ownership.

  • Are excited about creatively applying automation and AI tools to hardware design and integration work.

To comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations.

About OpenAI

OpenAI is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of the capabilities of AI systems and seek to safely deploy them to the world through our products. AI is an extremely powerful tool that must be created with safety and human needs at its core, and to achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity. 

We are an equal opportunity employer, and we do not discriminate on the basis of race, religion, color, national origin, sex, sexual orientation, age, veteran status, disability, genetic information, or other applicable legally protected characteristic.

For additional information, please see OpenAI’s Affirmative Action and Equal Employment Opportunity Policy Statement.

Background checks for applicants will be administered in accordance with applicable law, and qualified applicants with arrest or conviction records will be considered for employment consistent with those laws, including the San Francisco Fair Chance Ordinance, the Los Angeles County Fair Chance Ordinance for Employers, and the California Fair Chance Act, for US-based candidates. For unincorporated Los Angeles County workers: we reasonably believe that criminal history may have a direct, adverse and negative relationship with the following job duties, potentially resulting in the withdrawal of a conditional offer of employment: protect computer hardware entrusted to you from theft, loss or damage; return all computer hardware in your possession (including the data contained therein) upon termination of employment or end of assignment; and maintain the confidentiality of proprietary, confidential, and non-public information. In addition, job duties require access to secure and protected information technology systems and related data security obligations.

To notify OpenAI that you believe this job posting is non-compliant, please submit a report through this form. No response will be provided to inquiries unrelated to job posting compliance.

We are committed to providing reasonable accommodations to applicants with disabilities, and requests can be made via this link.

OpenAI Global Applicant Privacy Policy

At OpenAI, we believe artificial intelligence has the potential to help people solve immense global challenges, and we want the upside of AI to be widely shared. Join us in shaping the future of technology.

HQ

OpenAI San Francisco, California, USA Office

San Francisco, CA, United States

Similar Jobs

3 Days Ago
In-Office
181K-323K Annually
Expert/Leader
181K-323K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Design and integrate RTL for HBM SoC logic dies, including internal and third-party IP, clocking, resets, power intent, configuration infrastructure, and high-speed interfaces. Collaborate with architecture, verification, physical design, firmware, product, test, and manufacturing teams. Support synthesis, timing analysis, pre-silicon validation, post-silicon bring-up, silicon debugging, documentation, design reviews, and RTL-to-GDS sign-off activities.
Top Skills: Bira/BisrCadenceDftDramHbmMbistPalladiumPerlPythonRtl-To-GdsScanShell ScriptingSiemens Eda ToolsSoc IntegrationStatic Timing AnalysisSynopsysSynthesisSystemverilogTclVeloceVerilogZebu
4 Days Ago
In-Office
103K-210K Annually
Mid level
103K-210K Annually
Mid level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Implement advanced HBM SoC logic and base-die designs from netlist to GDSII. Responsibilities include floorplanning, placement, clock-tree synthesis, routing, timing closure, IP integration, physical signoff, power integrity, DFT coordination, tape-out execution, post-silicon analysis, and workflow automation. The engineer collaborates with RTL, verification, packaging, manufacturing, and other cross-functional teams while improving PPA and enabling AI-driven design workflows.
Top Skills: Ai-Enabled WorkflowsCadence InnovusCadence TempusCpfDftDrcEdaErcGdsiiLvsMbistMmmcSdcSiemens CalibreStaSynopsys Icc2Synopsys PrimetimeUpf
27 Days Ago
In-Office
198K-337K Annually
Expert/Leader
198K-337K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Own chip-level static timing analysis and sign-off for next-generation HBM SoCs through tape-out. Develop SDC constraints, drive timing closure across blocks and full-chip designs, perform MMMC, OCV, signal integrity, and crosstalk analysis, and automate STA workflows using Python and Tcl. Lead post-silicon timing correlation, define sign-off methodologies, communicate risks and readiness, and mentor junior engineers while collaborating across design, verification, physical design, test, and product teams.
Top Skills: 3D IcCadence TempusChipletsDftDramHbmJtagLiberty Timing ModelsMbistPythonSdcSynopsys PrimetimeTclTsv

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account