NVIDIA Logo

NVIDIA

Software R&D Engineer, VLSI Physical Design - New College Grad 2026

Reposted 14 Days Ago
Be an Early Applicant
In-Office
Santa Clara, CA, USA
116K-219K Annually
Entry level
In-Office
Santa Clara, CA, USA
116K-219K Annually
Entry level
Develop and improve C++ algorithms and optimization engines for VLSI physical design (sizing, buffering, CTS, legalization, ECO routing). Own discovery through deployment, collaborate with design teams, and optimize for frequency, power, and performance using EDA tools and scripting flows.
The summary above was generated by AI

NVIDIA's success builds on a foundation of industry leading hardware. We achieve distinction through extensive design optimization, including combining the best of external EDA with highly optimized, internal EDA tools. Our team develops these tools by fusing advances in parallel computing, machine learning, and specialized algorithms for VLSI design. We are seeking a R&D Software Engineer with proven experience in multiple areas of VLSI Physical Design Algorithms (sizing, buffering, CTS, legalization, incremental place and route etc.). Understanding both software and hardware aspects is the key. Creativity and self-drive to explore and perfect fast, high-capacity software is required. If you like to work across many technical areas and see your successes directly realized in the world's best AI hardware, it does not get any better than this!

Developing software within a leading hardware company means getting to almost exclusively focus on the latest processes and most advanced designs. We're not bogged down by legacy support, niche roles, or convoluted approval processes. Our developers enjoy unusually high intellectual freedom and the ability to explore broad roles.

What you’ll be doing:

  • Invent new optimization engines that fuse traditionally independent engines (e.g., co-optimization of legalization and sizing) with the objective of increasing chip frequency while minimizing power consumption across a suite of internal optimization tools. 

  • Improve algorithms (in C++) for gate-level sizing, buffering, useful clock skew, cell legalization, power minimization, ECO routing, and incremental parasitic extraction.

  • We as a team own the whole process from discovery and invention of new optimization opportunities, to developing solutions and working directly inside design teams to facilitate deployment.

What we need to see:

  • Masters or PhD in Electrical Engineer or Computer Science (or equivalent experience).

  • Experience with VLSI algorithms development using C++.

  • Understanding of VLSI timing optimization and related concepts, including cell libraries, interconnect models, crosstalk, glitches, IR drop, timing constraints, corners, congestion, etc.

  • Familiarity with design implementation tools such as ICC2, Innovus, PrimeTime, Tempus, and StarRC and typical design flows written in Perl, Tcl, and Python.

Ways to stand out from the crowd:

  • C++14 or newer experience, such as lambdas and concurrency.

  • Understanding of how multiple Physical Design steps interact and how they can potentially be fused together to form hybrid engines that result in better PPA.

  • Experience in high performance software design including multithreading, distributed computing, efficient memory and I/O use, etc.

  • Highly driven to craft software towards improving PPA with a dedication to continuous improvement.

  • Experience with reinforcement learning, GNNs (Graph Neural Networks), and other relevant machine learning frameworks, especially as applied to physical design.

NVIDIA is widely considered to be one of the technology world’s most desirable employers, and due to outstanding growth, our teams are rapidly growing. Are you passionate about becoming a part of a best-in-class team driving the latest in GPU and AI technology? If so, we want to hear from you!

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 116,000 USD - 189,750 USD for Level 2, and 136,000 USD - 218,500 USD for Level 3.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until July 26, 2026.

This posting is for an existing vacancy. 

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

HQ

NVIDIA Santa Clara, California, USA Office

2701 San Tomas Expressway, Santa Clara, CA, United States, Santa Clara

NVIDIA San Francisco, California, USA Office

San Francisco, United States

NVIDIA San Jose, California, USA Office

San Jose, United States

Similar Jobs

48 Minutes Ago
Hybrid
173K-299K Annually
Senior level
173K-299K Annually
Senior level
AdTech • eCommerce • Information Technology • Software • Travel • Generative AI
Design, build, and evaluate multi-step agentic AI systems and orchestration frameworks integrating LLMs with tools, APIs, and data. Define evaluation and safety frameworks, mitigate agent-specific risks, collaborate with product and engineering, and mentor junior ML staff to deliver production-grade solutions.
Top Skills: JaxLangchainLlamaindexLlm ApisPythonPyTorchTensorFlow
49 Minutes Ago
Hybrid
146K-234K Annually
Senior level
146K-234K Annually
Senior level
AdTech • eCommerce • Information Technology • Software • Travel • Generative AI
Own and evolve business-critical data products, designing scalable data services, APIs, models, and batch or streaming pipelines. Lead projects through implementation, deployment, monitoring, and production support while applying AI tools throughout the software development lifecycle. Collaborate across engineering, product, data, and business teams, contribute to architecture and governance, improve reliability, and mentor earlier-career engineers.
Top Skills: CassandraClaudeCodexFlinkGithub CopilotIcebergJavaKafkaMcpScalaScyllaSpark
5 Hours Ago
In-Office
83K-113K Annually
Junior
83K-113K Annually
Junior
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Supports aircraft maintenance, modification, and upgrade programs through industrial engineering analysis and process improvement. Responsibilities include work scheduling, capacity planning, staffing analysis, production metrics, data analysis, Lean process improvements, resource optimization, and process documentation. The role requires gathering data in manufacturing areas and on aircraft, developing spreadsheets and operating schedules, and consulting with internal customers. This is a 100% onsite, variable-shift position in San Antonio.
Top Skills: 3D CadAurora ModelingExcelMS OfficeMicrosoft PowerpointMicrosoft ProjectMicrosoft WordOracleSQL Server

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account