Nokia Logo

Nokia

Sr ASIC Physical Design Engineer

Posted 8 Days Ago
Be an Early Applicant
In-Office or Remote
2 Locations
Senior level
In-Office or Remote
2 Locations
Senior level
Support digital hardware specification, design, and implementation, including ASIC physical design, build-controlled releases, hardware and software evolution, documentation, change control, quality standards, and troubleshooting. Improve processes and tools, provide technical guidance, manage project resources, and collaborate with customers on technical requirements. Required expertise includes CMOS technology, physical design flows, EDA tools, scripting, timing and power analysis, Verilog HDL, third-party IP integration, and advanced process nodes.
The summary above was generated by AI

Nokia of America CorporationSr ASIC Physical Design Engineer (Multiple Positions), Sunnyvale, CA. 

Responsibilities
  • Support specification, design, and implementation of digital hardware, applying design targets related to cost, yield, and reliability. 

  • Deliver hardware and software build-controlled productions releases, including EG main and update releases, service packages, maintenance updates, and customer design engineering. 

  • Manage product hardware and software evolutions through creation and release of documentation, change control management, and supplier and customer notifications. 

  • Participate in process and tool improvement initiatives. 

  • Maintain technical and design knowledge for assigned products and technologies. 

  • Ensure application and maintenance of quality engineering standards. 

  • Troubleshoot electronic engineering problems and apply the software care process when needed. 

  • Provide technical guidance and act as a subject matter expert to organization units and lower-level support teams. 

  • Determine project needs, including resource management and work allocation. 

  • Confer with customers to manage technical requirements. #LI-DNI 

Qualifications

Bachelor’s degree in Computer Science, Electrical Engineering, Electronic Engineering, or a related field, and 7 years of related work experience (5 years of which must be postbaccalaureate, progressive related work experience). 

Alternatively, will accept a Master’s degree in Computer Science, Electrical Engineering, Electronic Engineering or a related field, and 5 years of related work experience.

 

  • Must have 5 years of experience in physical design engineering;

  • Must have 5 years of experience utilizing digital design and CMOS technology;

  • Must have 5 years of experience in physical design flow, including: synthesis and floorplanning, placement, routing, clock tree synthesis, and physical verification;

  • Must have 5 years of experience using EDA tools, including Cadence Innovus, Synopsys IC Compiler, or Mentor Graphics Olympus;

  • Must have 5 years of experience using TCL, Perl, and Python in programming for scripting and automation;

  • Must have 5 years of experience using static timing analysis (STA) and power analysis tools and methodologies;

  • Must have 5 years of experience using Verilog HDL; and

  • Must have 5 years of experience integrating third-party IP and working with advanced process technologies, including TSMC 5nm and/or 3nm Technology nodes.

 

Telecommuting permitted from a location within commuting distance of Sunnyvale, CA up to 2 days per week. Employer will accept any suitable combination of education, training, or experience.

 

TO APPLY: Email CV to [email protected] with Job Code CA26-2508626 in subject line.

If offered employment, must have legal right to work in the U.S. EOE. Nokia of America Corporation offers a comprehensive compensation and benefits package: https://www.nokia.com/careers/our-locations/united-states/. 

 

About Us
Advancing connectivity to secure a brighter world.

Nokia is a global leader in connectivity for the AI era. With expertise across fixed, mobile and transport networks, powered by the innovation of Nokia Bell Labs, we’re advancing connectivity to secure a brighter world. 

Learn more about life at Nokia.


Our recruitment process

We act inclusively and respect the uniqueness of people. Our employment decisions are made regardless of race, color, national or ethnic origin, religion, gender, sexual orientation, gender identity or expression, age, marital status, disability, protected veteran status or other characteristics protected by law. We are committed to a culture of inclusion built upon our core value of respect.

If you’re interested in this role but don’t meet every listed requirement, we still encourage you to apply. Unique backgrounds, perspectives, and experiences enrich our teams, and you may be just the right candidate for this or another opportunity.

The length of the recruitment process may vary depending on the specific role's requirements. We strive to ensure a smooth and inclusive experience for all candidates. Discover more about the recruitment process at Nokia. 

About the Team
Some of our benefits in US:
  • Corporate Retirement Savings Plan
  • Health and dental benefits
  • Short-term disability, and long-term disability
  • Life insurance, and AD&D – Company paid 2x base pay
  • Optional or Supplemental life and AD&D insurance (Employee/Spouse/Child)
  • Paid time off for holidays and Vacation
  • Employee Stock Purchase Plan
  • Tuition Assistance Plan
  • Adoption assistance
  • Employee Assistance Program/Work Life Resource Program

The above benefits exclude students.


Disclaimer for US/Canada

Nokia Maintains broad annual base salary ranges for its roles in order to account for variations in knowledge, skills, experience and market conditions, and with consideration to internal peer equity. Check the salary ranges in the job info section for this role.

All North America job posts will post for a minimum of 7 calendar days and up to 180 days or until candidate/s identified.

Similar Jobs

13 Days Ago
Remote
United States
170K-250K Annually
Senior level
170K-250K Annually
Senior level
Defense • Manufacturing
Lead full physical design flow for complex SoC blocks and top-level integration from synthesis to GDSII. Drive timing closure, PPA optimization, physical sign-off (DRC/LVS, IR drop, EM), ECOs and tapeout. Collaborate with front-end, verification, DFT, packaging teams and external vendors, develop automation and methodology, and support products through production and spaceflight.
Top Skills: 2.5D Packaging3D PackagingCadence InnovusChip-Package Co-DesignCpfCtsDftDrcEco ImplementationEm AnalysisFinfetFloorplanningFusion CompilerGate-All-AroundGdsiiIr Drop AnalysisLvsPhysical VerificationPlace And RouteScripting/AutomationStaSynopsys Icc2SynthesisTsmc Sign-OffUpf
9 Minutes Ago
In-Office or Remote
Senior level
Senior level
Security • Cybersecurity
Enable Southeast Asian channel partners to qualify, position, demonstrate, size, and support Dragos OT cybersecurity solutions. Build partner certification and training programs, create technical enablement assets, support partner-sourced opportunities, coach sellers, provide technical escalations, and coordinate evaluation deployments. The role requires cybersecurity, pre-sales, solution architecture, network monitoring, industrial-sector, and partner enablement expertise, with regular regional travel up to 50%.
Top Skills: Industrial ProtocolsNetwork ArchitectureNetwork Collection DesignOt CybersecurityPassive Monitoring
9 Minutes Ago
Remote or Hybrid
Colorado, USA
200K-300K Annually
Senior level
200K-300K Annually
Senior level
Information Technology • Insurance • Software
Leads an AI engineering team of 4–8 engineers while remaining hands-on with architecture, coding, code reviews, and technical decisions. Owns delivery of production AI systems including LLM applications, agentic workflows, document extraction, and machine learning pipelines. Establishes engineering standards, observability, evaluation frameworks, and responsible deployment practices while partnering with product, platform, data, recruiting, and customers.
Top Skills: AWSETLHeliconeLangchainLanggraphLangsmithLitellmLlmsMlopsPortkeyPythonVector Databases

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account