Own ATE testing and characterization of mixed-signal power management ICs, including test planning, ATE hardware and program development, KGD and package-level testing, qualification, bench debugging, and production support. Coordinate engineering vendors, drive yield and cost improvements, review customer test data, and assist with failure and root-cause analysis. The role requires mixed-signal IC test expertise, Python programming, lab equipment experience, and strong analytical and communication skills.
About Ferric, Inc.
Ferric is a technology startup based in New York City that is pioneering an entirely new approach to power delivery for Integrated Circuits and Electronic Assemblies. This approach leverages Ferric’s integration of thin-film magnetic inductors with CMOS technology to enable a significant improvement in the integration density and efficiency of voltage regulators (VRs) compared with current commercially available technologies.
About the role
- As a Ferric IC Test Engineer, you will gain exposure to the full product-life of Ferric’s ICs by working with a diverse cross-functional team including IC designers, test & application engineers, engineering vendors, the fab, and our customers. Your primary responsibilities will be to take full ownership of ATE testing and characterizing Ferric’s mixed-signal ICs, including creating ATE test plans, developing ATE production and characterization test programs for package level, and Known Good Die (KGD) testing. You will also support IC product qualification and production testing by our engineering vendors as ICs are productized. The position requires a strong background in mixed-signal IC testing, experience with ATE programming and standard circuit test lab equipment, object-oriented programming, and data-analysis skills. Applicants should be self-motivating and possess excellent problem-solving and analytical skills, as well as excellent oral and written communication skills with the ability to work well and contribute on a team.
What you'll do
- Work with IC design and test teams to create and review test plans and test cases, including providing recommendations for DFT & TFQ, test & debug visibility, etc
- Design and development of ATE HW
- Develop ATE test program of KGD, and package level testing of Ferric’s PMIC devices
- Support and execute product qualification
- Bench-level testing, characterization, and debug of full ICs and IC sub-systems as required
- Drive engineering vendors for IC product qualification and production testing, including coordination of bench- & wafer-level tests, yield improvement, and test cost reductions
- Interface with customers to review IC test measurement data and procedures
- Assist with failure and root cause analysis
Qualifications
- Education: Bachelor’s or Master’s Degree in EE
- Industry Experience: 3+ years ATE experience
- Solid knowledge of ATE test program development, and equipment such as Agilent 93K and testing of Power Management IC’s
- KGD testing experience
- Experience executing qualification plan
- Self-motivated, possessing a willingness to learn and grow with the position, and able to take on full ownership of finding engineering solutions
- Excellent communication skills and effectively able to share information with others, including Ferric customers
- Strong problem-solving skills, with solid understanding of mixed-signal IC design and test
- Strong desire to grow and take on new challenges
- Programming Languages: Python
- Lab experience with the following equipment: Oscilloscope, Digital Multimeter (DMM), Source Measure Unit (SMU), DC Power Supply Unit (PSU), Electronic Load, Spectrum Analyzer, Opal Kelly, etc
- Knowledge of DC-DC power-converters/regulators (Buck, Boost, LDO, etc)
- Experience with PCB design and assembly, including component selection, soldering, etc
Preferred/Plus Skills and Experience
- Education: Master’s Degree in EE
- Experience with statistical data analysis of IC production data, including parametric correlation analysis, yield, and quality improvement, etc
Location:
- Silicon Valley, CA
Other:
- Salary range: $135K- 170K + competitive equity offering and comprehensive benefits package
Similar Jobs
Big Data • Information Technology
Develop and support complex mixed-signal SoC ATE test solutions from design and initial samples through high-volume production. Define test strategies and plans, select tester platforms, develop wafer-sort and final-test hardware and programs, optimize test coverage and time, and lead silicon bring-up, debug, and bench-to-ATE correlation. Collaborate with design and manufacturing partners while testing high-speed SerDes and connectivity protocols.
Top Skills:
Advantest 93K AteC/C++CxlDdrEthernetHigh-Speed Load BoardsI2CI3CInfinibandJtagMdioMembistModern DatabasesNvlinkNvmeOscilloscopesPcie Gen 4/5/6Protocol AnalyzersPythonScanSerdesSpiUalinkUsb
Hardware • Semiconductor
Design, implement, and execute wafer‑level test solutions for silicon photonics and PICs on automated wafer probers. Develop custom test hardware, specify PCBAs and probe cards, calibrate optical/RF probe cards, write and review test algorithms and automation (C++/Java/Python), optimize throughput, analyze results, and manage supplier and production handoff.
Top Skills:
Advantest 93KAteAutomated Wafer ProberC++JavaOptical Probe CardOptical Test EquipmentPcbaPythonRf Probe CardRf Test EquipmentTest Automation
Artificial Intelligence • Automotive • Semiconductor
Lead development of ATE test solutions for characterization, production, and wafer sort on Advantest/Teradyne platforms. Design high-speed ATE hardware, define test methodologies, translate simulation patterns to production test programs, optimize test flows, and collaborate with product, hardware, design, and firmware teams to improve yield and test efficiency.
Top Skills:
Advantest 93KAteCC++DfmDftDfxHigh-Speed Digital TestingJavaLinuxPerlPythonTeradyne Ultraflex
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
