Groq Logo

Groq

Sr. Physical Design Engineer

Sorry, this job was removed at 10:09 p.m. (PST) on Sunday, Aug 17, 2025
Be an Early Applicant
In-Office or Remote
Hiring Remotely in Palo Alto, CA, USA
In-Office or Remote
Hiring Remotely in Palo Alto, CA, USA

Similar Jobs

15 Days Ago
Remote
United States
170K-250K Annually
Senior level
170K-250K Annually
Senior level
Defense • Manufacturing
The Senior ASIC Physical Design Engineer will oversee the full physical design flow for complex SoCs, ensuring timing closure and optimization while collaborating with various teams and external providers on satellite projects.
Top Skills: Cadence InnovusCpfDftFusion CompilerSynopsys Icc2Upf
15 Days Ago
In-Office or Remote
3 Locations
168K-311K Annually
Senior level
168K-311K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Robotics • Metaverse
Develop innovative physical design methodologies for GPUs and SOCs, focusing on PPA improvements and collaboration across multiple teams. Use AI/ML to enhance design efficiency.
Top Skills: Ai/Machine LearningC++Cadence Eda Tool SuiteEda ToolsInnovusNumpyPerlPythonPyTorchScikit-LearnScipyTcl
5 Hours Ago
Remote
United States
10-10 Annually
Senior level
10-10 Annually
Senior level
Artificial Intelligence • Hardware • Software
Seeking a Senior Physical Design Engineer with expertise in chip-level implementation, EDA tools, and low-power design to enhance AI hardware capabilities.
Top Skills: CadenceEda ToolsPythonTcl

About Groq

Groq delivers fast, efficient AI inference. Our LPU-based system powers GroqCloud™, giving businesses and developers the speed and scale they need. Headquartered in Silicon Valley, we are on a mission to make high performance AI compute more accessible and affordable. When real-time AI is within reach, anything is possible. Build fast.

Sr. Physical Design Engineer

Mission: 

The Physical Design Engineer will be responsible for block level synthesis, place & route and sign-off. 

Responsibilities & opportunities in this role:

  • Responsible for block level Synthesis, Place & Route, Timing Sign-off, Physical & Electrical Sign Off, Logical Equivalence and Low-Power checks - end to end RTL 2 GDS at block level. 
  • Responsible for floorplanning, IP placement, timing constraints, UPF.
  • Collaborate closely with the Microarchitecture/Logic Design team to optimize the design for best PPA goals. 
  • Work with the Infrastructure/EDA/CAD team to optimize flows and methodology. Influence tools, flows and physical design methodology with a data driven approach to optimize flows for best PPA.
  • Work closely with vendor teams to achieve various milestone goals for block level physical implementation.

Ideal candidates have/are:

  • BS in Electrical Engineering or Computer Engineer or related degree required; advanced degrees (MS, PhD) a plus.
  • 5-8 years of meaningful industry experience and a background in block/top level physical design of high-speed processors (i.e. Graphics, Microprocessors, Network Processors, or Mobile / Multimedia SOCs)
  • Proven track record of implementing designs through synthesis, placement, CTS, Routing, Extraction, Timing and Physical/Electrical Verification
  • Good knowledge of  employing best-known methods to handle/optimize DFT structures in Physical Design at Block level. 
  • Strong hands-on experience in implementing  multi-voltage, multi-clock domain designs. 
  • Proficiency in different CTS methodologies, global clock design.
  • Expert in implementing PD power optimization techniques and have a keen eye to look for power reduction options throughout the PD cycle.
  • Strong understanding of timing constraints & analysis, power grid design, power analysis (EMIR/di/dt), ECO generation and MCMM STA.
  • Deep understanding of low power format like UPF/CPF
  • Experience in formal equivalency checks, Low Power Rule verification.
  • Expert in industry standard EDA tools like Cadence Genus/Innovus/Tempus, Synopsys Fusion Compiler/ICC2/Primetime, Ansys Redhawk, Joules/PTPX
  • Strong Automation skills using scripting languages like TCL, Python, Perl etc.

Attributes of a Groqster:

  • Humility - Egos are checked at the door
  • Collaborative & Team Savvy - We make up the smartest person in the room, together
  • Growth & Giver Mindset - Learn it all versus know it all, we share knowledge generously
  • Curious & Innovative - Take a creative approach to projects, problems, and design
  • Passion, Grit, & Boldness - no limit thinking, fueling informed risk taking

If this sounds like you, we’d love to hear from you!

Compensation: At Groq, a competitive base salary is part of our comprehensive compensation package, which includes equity and benefits. For this role, the base salary range is $169,915 to $199,900, determined by your skills, qualifications, experience and internal benchmarks.

Location: Some roles may require being located near or on our primary sites, as indicated in the job description.  

At Groq: Our goal is to hire and promote an exceptional workforce as diverse as the global populations we serve. Groq is an equal opportunity employer committed to diversity, inclusion, and belonging in all aspects of our organization. We value and celebrate diversity in thought, beliefs, talent, expression, and backgrounds. We know that our individual differences make us better.


Groq is an Equal Opportunity Employer that is committed to inclusion and diversity. Qualified applicants will receive consideration for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, disability or protected veteran status.  We also take affirmative action to offer employment opportunities to minorities, women, individuals with disabilities, and protected veterans.

Groq is committed to working with qualified individuals with physical or mental disabilities. Applicants who would like to contact us regarding the accessibility of our website or who need special assistance or a reasonable accommodation for any part of the application or hiring process may contact us at:  [email protected].  This contact information is for accommodation requests only.  Evaluation of requests for reasonable accommodations will be determined on a case-by-case basis.

HQ

Groq Mountain View, California, USA Office

400 Castro St, Mountain View, California , United States, 94041

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account