Leads the design and development of high-speed analog, RF, and mixed-signal ICs for coherent optical and PAM4 communication systems. Responsibilities include transistor-level architecture, circuit design, layout, silicon bring-up, characterization, RF wafer probing, specification development, design reviews, and collaboration with product engineering and optical systems teams. Provides technical guidance and mentorship while developing solutions using SiGe BiCMOS and CMOS processes.
Join Nokia's advanced photonics and semiconductor design team, developing next-generation analog ICs for high-speed optical communication systems. In this role, you will design and lead development of high speed Transmit (TIA) and Receive (MZMD) components for coherent long-haul and metro systems as well as PAM4 data center systems, primarily using SiGe BiCMOS and CMOS processes.
You will play a key role in delivering innovative solutions that enable faster, more efficient data transmission across data centers and telecommunications networks, and emerging AI-driven infrastructure.
Responsibilities- Responsible for design and development of Transmit (TIA) and Receive (MZMD) components for optical network systems (Coherent, PAM4, etc.).
- Innovate and develop new architecture utilizing advanced process nodes, preparing these processes for subsequent product development.
- In charge of many aspects of IC product development, such as design, layout, silicon bring-up and characterization.
- Collaborate with product engineering and optical system groups to evaluate, develop, and refine "white box" specifications into detailed electrical specifications for both Tx and Rx components.
- Provide significant technical contributions to design reviews, verifying design integrity and adherence to standards.
- Work with ASIC group by applying Nokia documentation standards to optimize development cycles.
- Offer technical guidance and share best practices in optical network design and development to mentor new hires and junior team members.
- Master's (M.S.) or Ph.D. degree in Electrical Engineering with a minimum of 10 years of related experience in Analog/RF ASIC design and development
- Demonstrated experience in high-speed Analog/RF IC designs (TIA, MZMD) with SiGe BiCMOS technology
- Proven experience in:
- Low noise / high linear (>80GHz) broadband analog circuits for optical front-end
- High-precision analog circuits (e.g., linear regulators, bandgaps, DAC/ADC).
- Deep understanding of detailed transistor-level design, device physics, and control/feedback loop stability analysis
- Knowledge of transmission lines and other high-frequency passive structures
- Strong understanding of package and board-level design optimization
- Experience with RF wafer probing, lab equipment, and evaluation of high-speed analog ICs
- Demonstrated ability to independently resolve complex organizational and technical challenges
- Solid expertise with EDA CAD tools, custom analog layout, 3D EM modeling
- Strong problem-solving and decision-making capabilities
- Highly- self-motivated, detail-oriented, and results-driven
- Must be a team player with good verbal and written communication skills
Similar Jobs
Software
Leads the design and development of high-speed analog, RF, and mixed-signal ICs for optical communication systems. Responsibilities include architecture, transistor-level design, layout, silicon bring-up, characterization, specification development, design reviews, and collaboration with product engineering and optical systems teams. The role also provides technical leadership and mentorship while applying SiGe BiCMOS and CMOS technologies to TIA, MZMD, and other high-frequency optical front-end components.
Top Skills:
3D Em ModelingAnalog/Rf Asic DesignCmosCustom Analog LayoutEda Cad ToolsHigh-Frequency Passive StructuresRf Wafer ProbingSige BicmosTransmission Lines
Artificial Intelligence • Fintech • Insurance • Marketing Tech • Software • Analytics
Drive product convergence analysis, manage requirements timelines, support legacy insurance book consolidation, and design cross-functional working models. The role partners with Product, Technology, Delivery, and Pricing teams to define property and specialty insurance requirements, shape transformation roadmaps, and keep complex initiatives aligned.
Artificial Intelligence • Fintech • Insurance • Marketing Tech • Software • Analytics
Manage complex environmental, pollution, toxic tort, and mass litigation claims throughout the full lifecycle. Responsibilities include coverage analysis, liability investigation, reserving, litigation strategy, settlement negotiation, payment authorization, and claims denial decisions. The role manages defense counsel and consultants, collaborates with legal, underwriting, reinsurance, brokers, and policyholders, tracks regulatory and legal developments, mentors colleagues, and serves as an environmental claims subject matter expert.
What you need to know about the San Francisco Tech Scene
San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.
Key Facts About San Francisco Tech
- Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
- Major Tech Employers: Google, Apple, Salesforce, Meta
- Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
- Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
- Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
- Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine
