Cadence Design Systems Logo

Cadence Design Systems

Sr Principal Design Engineer

Reposted 2 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
154K-286K Annually
Senior level
In-Office
San Jose, CA, USA
154K-286K Annually
Senior level
The role involves designing and testing mixed-signal circuits, contributing to project leadership, and collaborating with the digital team on functional closure.
The summary above was generated by AI
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This is an opportunity to join a dynamic team of experienced engineers developing physical IP for industry-standard high-speed serial-links.

The successful candidate will ideally be a highly-motivated self-starter who can work independently to complete assigned tasks and contribute to project leadership. The candidate will contribute to all mixed-signal design, verification, and testing aspects. This includes circuit design and development from a high-level architectural specification, post-silicon test plan development and execution, and collaboration with the digital team to achieve functional and performance closure.

Candidate must have a thorough understanding of the following: 

  • Mixed-signal circuit design fundamentals
  • Mixed-signal circuit design and verification flows
  • Cadence analog design environment
  • Basic signal processing concepts

Familiarity with the following items is a plus:

  • Serial link design techniques
  • Data converter (ADCs and/or DACs) and/or clock synthesis and recovery (PLLs, DLLs, CDRs) techniques
  • MATLAB or C to facilitate architecture development
  • Hardware description languages such as SystemVerilog or VerilogA for functional model development
  • Scripting languages such as Perl or Python for automation
  • Silicon validation testing knowledge and experience

Other requirements:

  • Excellent verbal and written communication skills
  • Ph.D. EE degree with 5+ years or MS EE. degree with 7+ years of mixed signal design industry experience in advanced process technologies

The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.
HQ

Cadence Design Systems San Jose, California, USA Office

2655 Seely Avenue, San Jose, CA, United States, 95134

Cadence Design Systems Santa Clara, California, USA Office

Santa Clara, United States

Cadence Design Systems Sunnyvale, California, USA Office

Sunnyvale, United States

Similar Jobs

Yesterday
In-Office
142K-213K Annually
Senior level
142K-213K Annually
Senior level
Aerospace • Logistics • Security • Software • Cybersecurity
Design and analyze analog circuits and subsystems through requirements, conceptual, preliminary and detailed design. Perform circuit modeling, simulation, PCB schematic capture/layout, signal and power integrity analysis, verification, characterization, and test/troubleshooting to support new product development for defense systems.
Top Skills: AgileAltium DesignerAmsCadenceCircuit SimulationDevsecopsHyperlynxMentor XpeditionModel-Based EngineeringPcb DesignPower IntegrityPspiceSchematic CaptureSignal Integrity
2 Days Ago
In-Office
San Jose, CA, USA
120K-160K Annually
Senior level
120K-160K Annually
Senior level
Big Data • Cloud • Hardware • Software
Design high-performance RF and analog IC blocks at transistor, block, and module levels. Responsibilities include architecture, simulation, optimization, layout supervision and verification, test-plan preparation, yield and reliability assessment, silicon bench evaluation, cross-functional communication, and documentation for mass-production releases.
Top Skills: AdcAnsysBlock-Level RoutingCadenceCdrCmos (40Nm And Below)DacEm/Ir MitigationEqualizersFloorplanningHigh-Speed Drivers And ReceiversLnaMentor (Mentor Graphics)MixerPower AmplifierRficSiemens EdaSoa Mitigation
11 Days Ago
In-Office
Santa Clara, CA, USA
200K-266K Annually
Senior level
200K-266K Annually
Senior level
Artificial Intelligence • Cloud • Information Technology • Internet of Things • Software
Senior technical authority for board and system hardware design of high-speed networking and AI platforms. Lead architecture, schematic and PCB reviews, PDN and thermal strategies, SI/PI review, hardware bring-up, debugging, manufacturability, and production transitions while advising customers and influencing product and silicon/platform roadmaps.
Top Skills: 112G/224G Pam4)Advanced Via StructuresAir CoolingCadence AllegroCopper RoughnessDdrDfmDftEthernetGlass WeaveHyperlynxImmersion CoolingLiquid CoolingLow-Loss LaminatesPcb Stack-Up DesignPciePower Delivery Network (Pdn)Serdes (25G NrzSi/PiSiemens XpeditionSigrity

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account