d-Matrix Logo

d-Matrix

Sr. Staff PCB Design Engineer

Posted 2 Months Ago
Be an Early Applicant
Hybrid
Santa Clara, CA, USA
175K-265K Annually
Senior level
Hybrid
Santa Clara, CA, USA
175K-265K Annually
Senior level
Leads full-cycle PCB layout for complex AI accelerator cards and system baseboards. Owns high-speed routing, constraint management, stack-up definition, power delivery layouts, and design methodology. Develops SKILL, Python, or TCL automation for layout audits and reporting, and partners with power, ASIC, fabrication, and manufacturing teams to ensure DFM, DFT, DFA, and high-yield production. Requires expertise in high-density, high-speed PCB design, including 112G/224G SerDes, DDR5/HBM, HDI, and advanced materials.
The summary above was generated by AI

Join d-Matrix and help build the future of AI inference. We’ve pioneered a memory-centric architecture that brings compute directly into memory, making AI faster, more energy efficient, and accessible on a global scale. From chips and software to rack-scale systems, our team is tackling some of AI infrastructure’s hardest challenges — and shipping breakthrough technology today. If you want to create what comes next and help make infinite inference possible, we’d love to hear from you.

Our culture is built on respect, collaboration, and direct communication. We value humility, we believe our different perspectives lead to better solutions, and we’re looking for people who are driven by execution and energized by hard problems.

Role Overview

As Sr. Staff PCB Design Engineer, you will lead the physical design of the boards that connect d-Matrix's AI silicon to the world. Our "Corsair" platforms push the limits of signal density and power delivery, and you will own layout for high-complexity, high-layer-count PCBAs (20+ layers) — ensuring 112G/224G SerDes signals stay clean and thousands of amps are delivered with minimal loss. Beyond hands-on layout, you will serve as custodian of our Design Methodology, driving the automation, tooling, and constraint management processes that let hardware development scale with precision and speed. You'll partner closely with power, ASIC, and manufacturing teams, and have the autonomy to build layout infrastructure from the ground up.

What You Will Do

  • Lead full-cycle layout for high-complexity AI accelerator cards (PCIe form factors) and system baseboards

  • Architect and manage the Constraint Manager (CM) hierarchy in Cadence Allegro, defining the source of truth for high-speed routing rules and electrical constraints

  • Develop automation scripts (SKILL, Python, or TCL) to streamline layout tasks, DRC checks, and reporting

  • Execute layout for ultra-high-speed interfaces including PCIe Gen5/6, CXL, and custom die-to-die (D2D) interconnects

  • Partner with Power Engineers on PDN strategy, including multi-phase VRM layouts and decoupling capacitor placement for high-TDP ASICs

  • Drive PCB stack-up definition, including advanced low-loss materials (e.g., Megtron 7/8) and hybrid build-ups

  • Serve as primary interface with fabricators and CMs to ensure DFM, DFT, and DFA requirements are met for high-yield production

What You Will Bring

  • BS in Electrical/Electronic Engineering or equivalent practical experience

  • 10+ years of experience in high-speed, high-density PCB layout for servers, networking, or AI accelerators

  • Proficiency in Cadence Allegro Constraint Manager, including T-junctions, differential pair phase-tuning, and Z-axis delay matching

  • Proven ability to write and deploy SKILL scripts or use Allegro's API to automate design audits and layout routines

  • Deep understanding of high-speed routing techniques (back-drilling, via-in-pad, skip-vias) and HDI/ELIC design

  • Proven track record routing 112G SerDes and complex DDR5/HBM interfaces

Preferred Qualifications

  • Experience establishing a Library Management System and standardized footprint/padstack creation processes

  • Familiarity with PLM/PDM integration for managing layout releases and ECO workflows

  • Knowledge of PCB warpage mitigation strategies for large-form-factor ASICs and MCMs

Equal Opportunity Employment Policy

d-Matrix is proud to be an equal opportunity workplace and affirmative action employer. We’re committed to fostering an inclusive environment where everyone feels welcomed and empowered to do their best work. We hire the best talent for our teams, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status. Our focus is on hiring teammates with humble expertise, kindness, dedication, and a willingness to embrace challenges and learn together every day.

d-Matrix does not accept resumes or candidate submissions from external agencies. We appreciate the interest and effort of recruitment firms, but we kindly request that individuals interested in opportunities with d-Matrix apply directly through our official channels. This approach allows us to streamline our hiring processes and maintain a consistent and fair evaluation of all applicants. Thank you for your understanding and cooperation.

HQ

d-Matrix Santa Clara, California, USA Office

5201 Great America Pkwy, Santa Clara, CA, United States, 95054

Similar Jobs

An Hour Ago
Remote or Hybrid
United States
20-30 Hourly
Mid level
20-30 Hourly
Mid level
Artificial Intelligence • Automotive • Greentech • Information Technology • Machine Learning • Software • Cybersecurity
Performs invoice coding, costing, auditing, indexing, rebilling, and discrepancy resolution for fleet services. Responds to purchase order inquiries, communicates with service providers and internal teams, processes service resets, and marks invoices complete in the workflow system.
Top Skills: VmrsWorkflow System
An Hour Ago
Remote or Hybrid
USA
145K-220K Annually
Senior level
145K-220K Annually
Senior level
Cloud • Computer Vision • Information Technology • Sales • Security • Cybersecurity
Manage CrowdStrike’s Finance and Accounting AI transformation roadmap, including use-case prioritization, solution delivery, vendor evaluation, enablement programs, governance, adoption, and value realization. Partner with Finance, IT, Data, Security, Legal, and Audit stakeholders to implement scalable AI solutions, establish controls, support change management, and report portfolio outcomes and risks to executives.
Top Skills: Advanced AnalyticsAIAi GovernanceErp SystemsFinance Automation
2 Hours Ago
In-Office
120K-239K Annually
Senior level
120K-239K Annually
Senior level
Aerospace • Information Technology • Software • Cybersecurity • Design • Defense • Manufacturing
Leads supplier design engineering teams developing RF microwave units, TWTAs, rate sensors, photonic components, and other spacecraft technologies. Responsibilities include electrical, RF, and electro-optical product design, technical issue resolution, failure analysis, supplier oversight, project engineering, spacecraft integration, and flight deployment support. The role leads multifunctional engineering teams and requires onsite work in El Segundo, California, along with U.S. citizenship and eligibility for a Secret clearance.
Top Skills: Electro-Optical SystemsPhotonicsRate SensorsRf MicrowaveSpacecraft IntegrationTwtas

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account