Elevate Semiconductor Logo

Elevate Semiconductor

Staff Analog Design Engineer

Posted Yesterday
Be an Early Applicant
In-Office
San Diego, CA
145K-175K Annually
Senior level
In-Office
San Diego, CA
145K-175K Annually
Senior level
Owns architecture, design, simulation, verification, and silicon validation of complex high-speed and precision analog and mixed-signal IC circuits for ATE products. Leads major circuit blocks, makes performance and manufacturability tradeoffs, drives system-level analysis, collaborates across engineering and manufacturing teams, and mentors other engineers.
The summary above was generated by AI

As a Staff Analog Design Engineer, you will serve as a technical owner for complex analog and mixed-signal circuits and subsystems within our ATE products. You will lead key design decisions, solve challenging technical problems, and drive designs from architecture through successful silicon.

This role offers the opportunity to take ownership of major areas of a design, influence technical direction across projects, and mentor other engineers while remaining deeply involved in hands-on circuit design and development.

Responsibilities

  • Lead the design and simulation of complex high-speed and precision analog and mixed-signal circuits
  • Own major circuit blocks and subsystems from architectural definition through silicon validation
  • Drive technical decisions and tradeoffs related to performance, power, area, reliability, and manufacturability
  • Lead schematic design, simulation, layout review, verification, and post-layout analysis
  • Drive mixed-signal simulation and system-level analysis at the channel and chip level
  • Develop innovative circuit architectures to achieve aggressive performance and density targets
  • Provide technical guidance and mentorship to other engineers
  • Partner closely with layout, test, applications, product, and manufacturing teams to drive successful product delivery

Requirements
  • Bachelor’s degree in Electrical Engineering; Master’s degree preferred
  • 8+ years of professional experience in analog IC design
  • Strong expertise in analog CMOS and mixed-signal circuit design
  • Experience designing and owning complex analog circuits and subsystems
  • Strong understanding of feedback systems, stability analysis, and compensation techniques
  • Experience taking designs through the full IC development lifecycle, from architecture through silicon validation
  • Proficiency with industry-standard analog and mixed-signal EDA tools
  • Strong technical problem-solving, collaboration, and communication skills

The anticipated annual base salary range for this position is $145,000.00 to $175,000.00. Actual compensation will be determined based on factors such as experience, skills, qualifications, education, location, and business needs.

In addition to base salary, employees may be eligible for incentive compensation and a comprehensive benefits package. This salary range represents the Company's good-faith estimate of the compensation it reasonably expects to pay for this position at the time of posting.

Similar Jobs

4 Days Ago
In-Office or Remote
2 Locations
Expert/Leader
Expert/Leader
Software
Design and bring high-speed analog and mixed-signal circuits, including ADCs, DACs, PLLs, and SERDES, into production using advanced CMOS FinFET technologies. Responsibilities include circuit simulation, layout planning and supervision, topology optimization, behavioral modeling, analog test development, product characterization, and adherence to design and release methodologies.
Top Skills: Cadence VirtuosoCalibreCmos FinfetEmxIncisiveMatlabSpectreTotem Em/IrVerilog-AVerilog-Ams
One Month Ago
Remote or Hybrid
2 Locations
Senior level
Senior level
Software
Develops high-speed analog ICs exceeding 100 Gbaud for optical networking products. Responsibilities span product definition, circuit design, layout, verification, bring-up, design validation, qualification, testing, characterization, and production ramp-up. The role collaborates with verification, CAD, product, test, operations, and reliability teams and supports system-level customers. Required expertise includes SiGe BiCMOS or CMOS analog design, high-frequency structures, device physics, RF wafer probing, laboratory equipment, and high-speed IC evaluation.
Top Skills: Cad ScriptingCmosPythonRf Wafer ProbingShell ScriptingSige BicmosVerilog-A
One Month Ago
In-Office
150K-221K Annually
Senior level
150K-221K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Design and validate high-performance broadband analog and mixed-signal circuits for optical and electrical receiver and transmitter chips. Responsibilities include developing CMOS and BiCMOS circuits, analog front ends, TIAs, drivers, regulators, sensors, and related circuitry; supporting tapeout, laboratory evaluation, post-silicon validation, qualification, production transition, and customer support.
Top Skills: AdsAnalog EqualizersBicmosBroadband Analog CircuitsFinfet CmosMatlabMixed-Signal CircuitsSilicon PhotonicsSpectreTransimpedance Amplifiers

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account