Elevate Semiconductor Logo

Elevate Semiconductor

Staff Analog Design Engineer

Posted 2 Days Ago
Be an Early Applicant
In-Office
San Diego, CA
145K-195K Annually
Senior level
In-Office
San Diego, CA
145K-195K Annually
Senior level
Lead architecture, design, simulation, and validation of high-speed precision CMOS ATE analog circuits. Own blocks through layout, verification, and post-layout analysis. Drive mixed-signal simulation strategy, mentor engineers, and collaborate with test, applications, and manufacturing to deliver robust silicon.
The summary above was generated by AI

At Elevate Semiconductor, we empower semiconductor and system test customers by creating world class ICs that tackle the industry’s most complex automated test equipment challenges. Our innovative team designs the lowest power, highest density solutions to reduce cost of test while pushing performance forward.

As a Staff Analog Design Engineer, you will serve as a technical owner for major analog circuit blocks and subsystems. You will drive architecture decisions, mentor junior engineers, and play a key role in delivering high quality silicon.

This role is based in San Diego, CA and requires the individual to be onsite five days per week.

Responsibilities

  • Lead the design and simulation of complex high speed and precision CMOS ATE circuits
  • Own analog circuit blocks from architectural definition through silicon validation
  • Perform and review layout, verification, and post layout simulations including advanced corner analysis
  • Drive mixed signal simulation strategy at channel and chip levels
  • Develop innovative circuit architectures to achieve aggressive power, performance, and density targets
  • Provide technical guidance and mentorship to Senior and entry level engineers
  • Partner closely with test, applications, and manufacturing teams to ensure robust product delivery

Requirements

  • Bachelor’s degree in electrical engineering; Master’s degree preferred
  • 8+ years of professional experience in analog IC design
  • Deep expertise in analog CMOS circuit design and analysis
  • Strong experience with feedback loop design, stability analysis, and compensation techniques
  • Proven understanding of the end to end IC development lifecycle
  • Extensive hands on experience with industry standard analog and mixed signal EDA tools
  • Strong collaboration and communication skills across cross functional teams

Benefits
  • 100% Employer Paid Health Insurance (Medical, Dental, Vision)
  • Unlimited Paid Time Off
  • Performance Bonuses
  • Free Lunch Catered in by Local Restaurants
  • Private Equity Options
  • Retirement Plans
  • Sabbatical Program
  • Tuition Reimbursement
  • Volunteer Days
  • Relocation Assistance
  • Conference Attendance Support
  • Biweekly Phone Stipend
  • Employee Assistance Program

The salary range for this role is $145,000.00-$195,000.00. Starting salary will be aligned with your relevant experience and demonstrated capabilities during the interview process. Typically, candidates begin at the initial tier of our compensation range, with placement adjusted for candidates presenting extensive directly applicable experience.

Similar Jobs

8 Days Ago
In-Office
150K-221K Annually
Senior level
150K-221K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Design and verify analog/mixed-signal CMOS transceivers and SERDES. Implement and validate circuits (PLLs, DLLs, ADC/DAC, regulators, amplifiers, TX/RX, CDRs), perform design verification with tools like Spectre and MATLAB, and conduct lab testing to meet performance and power targets.
Top Skills: CmosHsimMatlabSerdesSpectreSpiceVerilog
10 Days Ago
In-Office
San Jose, CA, USA
109K-155K Annually
Senior level
109K-155K Annually
Senior level
3D Printing • Marketing Tech • Design
Design, simulate, and validate high-performance analog and mixed-signal ICs (ADCs, DACs, TIAs, laser drivers) for optical products. Perform SPICE/Spectre simulations, supervise layout and parasitic extraction, develop test plans, participate in silicon characterization and lab debug, collaborate with cross-functional teams, resolve yield and performance issues, document results, and mentor junior engineers.
Top Skills: AdcCadence VirtuosoCmosDacLaser DriverMentor Graphics CalibreNetwork AnalyzerOscilloscopeParameter AnalyzerSpectreSpectrum AnalyzerSpiceSynopsys Custom CompilerTransimpedance Amplifier (Tia)
19 Days Ago
In-Office
150K-221K Annually
Senior level
150K-221K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
Design and validate high-performance broadband analog and mixed-signal circuits for multi-tens-of-GHz optical and electrical receiver/transmitter front ends. Develop TIAs, drivers, matching networks, linear regulators, AGC loops, bandgaps, and other analog blocks. Collaborate on post-silicon validation, qualification, mass-production transition, and customer support for FinFET CMOS and BiCMOS ICs.
Top Skills: AdsBicmosDeep Sub-Micron CmosEamFinfet CmosMatlabMzmSilicon PhotonicsSpectreTransimpedance Amplifier (Tia)Vcsel

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account