Neurophos Logo

Neurophos

Staff Analog Layout Engineer

Posted 11 Days Ago
Be an Early Applicant
In-Office
San Jose, CA, USA
180K-225K Annually
Senior level
In-Office
San Jose, CA, USA
180K-225K Annually
Senior level
Develop and optimize high-performance Analog IPs for photonic AI platform, perform custom IC layout, and coordinate with designers and EDA vendors.
The summary above was generated by AI
About Neurophos

The demand for new datacenters and AI compute is rapidly outpacing the planet's energy capacity. Digital solutions are hitting a power wall as we approach the physical limits of traditional silicon. Conquering this bottleneck isn’t about bigger chips or more of them; it means rethinking the fundamental architecture. The industry's current path isn’t going to meet the need, so we took a different approach.

Instead of traditional electronic circuits, we use silicon photonics and an active, programmable metasurface to perform matrix multiplications at the speed of light. Our optical cells are 10,000x smaller than traditional photonic components, enabling unprecedented density. By using photonics instead of electricity, our chips become more efficient as they scale. This architecture will deliver up to 100 times the energy efficiency of existing solutions while significantly improving performance for large-scale AI inference.

We’ve assembled a world-class team of industry veterans and recently raised a $110M Series A led by Gates Frontier. Participants include M12 (Microsoft’s Venture Fund), Carbon Direct Capital, Aramco Ventures, Bosch Ventures, Tectonic Ventures, Space Capital, and others. We have also been recognized on the EE Times Silicon 100 list for several consecutive years.

Join us and shape the future of computing!

Position Overview

We are seeking a seasoned Senior or Staff Analog Layout Engineer to play a vital role in developing cutting-edge full-custom electronic transceiver components that interface directly with our custom silicon photonics and are essential to our revolutionary photonic AI platform. You will develop and optimize high-performance Analog IPs tailored for TSMC’s deep-submicron processes, including N12, N3P, and N2P. You will push the boundaries of Power, Performance, and Area (PPA) while mitigating the impact of Restricted Design Rules (RDRs) and electromigration.

 
Location

San Jose, CA or Hsinchu, Taiwan. Full-time onsite position.

Key Responsibilities
  • Perform custom IC layout execution of high-speed analog/RF circuits.

  • Optimize layout solutions to meet stringent TSMC manufacturing constraints, DFM rules, and antenna restrictions

  • Deliver IP-level floor planning, power planning, and signal distribution, implementing layout techniques for strict ESD and Latch-up prevention.

  • Execute and debug block-level design sign-offs, including DRC (Design Rule Check), LVS (Layout Versus Schematic), and RC Extraction using standard industry tools.

  • Evaluate layout trade-offs among area, yield, and performance; implement the power and clock delivery networks to ensure power and signal integrity.

  • Coordinate directly with circuit designers, CAD engineers, and EDA vendors to ensure IP design fits seamlessly into the production flow.

Qualifications
  • B.S. or M.S. degree in Electrical Engineering, Computer Engineering, or a closely related discipline.

  • 3-8+ years of professional custom or block-level IC layout experience in deep-submicron, advanced FinFET/GAA nodes (3nm, 2nm, etc.).

  • Mastery of industry-standard EDA tools for layout and verification (e.g., Cadence Virtuoso, Synopsys Custom Compiler, Mentor Calibre, Siemens ICV).

  • Deep understanding of deep-submicron layout techniques, parasitic reduction, matching strategies, and electro-migration (EM/IR).

Preferred Skills
  • Prior tape-out success in TSMC N3 or N2 process nodes.

  • Domain knowledge in laying out high-performance analog/mixed signal blocks, such as PLLs and Data Converters (ADC/DAC).

  • Working knowledge of layout automation scripting languages (e.g., TCL, Perl, Python).

What We Offer

This is an opportunity to play a pivotal role in an innovative startup redefining the future of AI hardware. Work on a game-changing technology at the intersection of photonics and AI as part of a collaborative and brilliant team. You’ll contribute to a platform that redefines computational performance and accelerates the future of artificial intelligence. Come help us bring this transformative technology to the world.

Benefits

Join a team that invests in your future and your well-being. At Neurophos, we offer:

  • 100% coverage of base health plan premiums for you and your dependents, plus HSA contributions.

  • Unlimited PTO. No rigid vacation banks, just a focus on delivery.

  • 401(k) matching and stock option opportunities to ensure our success is your success.

  • Full suite of voluntary benefits, including Dental, Vision, Life, Hospital, Critical Illness, and Accident insurance.

  • Personalized Benefits. Choose the plans that fit your life and take the cash back for those that don’t.

Similar Jobs

11 Days Ago
Remote or Hybrid
2 Locations
Expert/Leader
Expert/Leader
Software
The role involves generating high-quality analog circuit layouts using advanced CAD tools, optimizing designs, and collaborating with circuit designers while ensuring adherence to stringent requirements.
Top Skills: CalibreIc ValidatorLakerPvsVirtuoso
21 Days Ago
In-Office
120K-180K Annually
Senior level
120K-180K Annually
Senior level
Semiconductor • Manufacturing
The Staff Analog IC Layout Engineer will lead the physical layout of complex analog and mixed-signal integrated circuits, ensuring optimal design and verification while collaborating with various engineering teams.
Top Skills: CadenceMentor GraphicsTanner
12 Days Ago
In-Office
Santa Clara, CA, USA
118K-177K Annually
Senior level
118K-177K Annually
Senior level
Artificial Intelligence • Automotive • Semiconductor
As an Analog Layout Senior Staff Engineer, you will design and verify analog circuits, collaborate globally, and mentor teams through project lifecycles at Marvell.
Top Skills: Cad ToolsCadence Virtuoso

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account